Texas Instruments ADC3681IRSBT
- Part No.:
- ADC3681IRSBT
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
ADC3681IRSBT.pdf
- Description:
- DUAL-CHANNEL, 18-BIT, 10-MSPS, L
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADC3681IRSBT from Texas Instruments is an 18-bit, dual-channel, 10-MSPS ultra-low-noise, low-power analog-to-digital converter optimized for high-precision data acquisition in industrial and instrumentation systems. It delivers -151.7 dBFS/Hz noise spectral density, ±0.7 LSB typical DNL, and 84.7 dBFS SNR at 1.1 MHz input - enabling high-fidelity digitization of low-amplitude signals in source measurement units and power quality analyzers.
For engineers reviewing the ADC3681IRSBT datasheet, ADC3681IRSBT pinout, ADC3681IRSBT application, or ADC3681IRSBT equivalent, this page provides verified technical context, real-world design meaning for key specs, validated pin functions, application-specific implementation value, and two confirmed alternative options with documented functional and parametric differences.
Technical Context
The ADC3681IRSBT implements a pipelined SAR architecture with on-chip digital decimation filters (2×–32×), a 32-bit numerically controlled oscillator (NCO), and configurable serial LVDS output (1-/2-/½-wire modes). Its 1-clock-cycle latency in 1-wire SLVDS mode supports tight control-loop timing, while the 900 MHz analog input bandwidth enables direct RF sampling up to IF frequencies.
It operates from dual 1.8 V supplies (AVDD, IOVDD), supports external 1.6 V or internal reference, and features programmable power scaling: 53 mW per channel at 10 MSPS. The device uses differential analog inputs (AINP/M, BINP/M), a dedicated VCM output (0.95 V), and includes hardware SYNC/PDN and SPI-configurable reset for deterministic system synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution & Speed | 18-bit, no missing codes; 10 MSPS sampling rate - ensures full dynamic range preservation for DC-critical measurements like calibration standards and sensor offset tracking. |
| Noise Spectral Density | -151.7 dBFS/Hz at 1.1 MHz - enables detection of sub-µV signals in high-resolution SMUs and precision impedance analyzers without external amplification. |
| SNR / SFDR | 84.7 dBFS SNR and 87 dBc SFDR (fIN = 1.1 MHz) - supports >13.7 ENOB for accurate harmonic analysis in power quality monitoring. |
| Latency | 1 ADC clock cycle (SLVDS 1-wire mode) - allows sub-100 ns closed-loop response in real-time motor control and adaptive filtering applications. |
| Input Bandwidth | 900 MHz (-3 dB) - permits direct sampling of wideband IF signals up to 450 MHz without external anti-aliasing filter complexity. |
| Power Consumption | 53 mW per channel at 10 MSPS - reduces thermal load and simplifies power delivery in space-constrained, fanless industrial modules. |
| Reference Options | External 1.6 V or internal reference (±0.64% gain error) - offers flexibility between metrology-grade accuracy and system integration simplicity. |
Pinout & Package
ADC3681IRSBT is housed in a 40-pin VQFN package (RSB variant), 5.0 mm × 5.0 mm, with exposed thermal pad. Pin functions are validated per TI SBAS872B Rev B (October 2022).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINP / AINM BINP / BINM |
Differential analog inputs (Ch A & Ch B) | Accepts 3.2 VPP full-scale differential signal; common-mode voltage set by internal VCM (0.95 V) - eliminates need for external bias network. |
| VCM | Analog common-mode voltage output | Provides stable 0.95 V reference for external driver stages - ensures optimal ADC input common-mode alignment across temperature. |
| CLKP / CLKM | Differential sampling clock input | Accepts 0.5–10 MHz clock (per spec table); supports single-ended clock via configuration - enables flexible clock tree design with jitter-sensitive PLLs. |
| DA0P/DA0M DB0P/DB0M |
LVDS data outputs (lane 0, Ch A & Ch B) | 1-wire SLVDS mode outputs 18-bit data at 180 MBPS - reduces PCB routing layers vs parallel interface and avoids timing skew issues. |
| DCLKP / DCLKM FCLKP / FCLKM |
LVDS bit/frame clock outputs | Deliver synchronized clocks for FPGA capture; frame clock aligns sample boundaries across both channels - critical for coherent dual-channel phase measurement. |
| PDN/SYNC RESET SEN |
Control logic inputs | Hardware-sync-capable PDN/SYNC with internal 21 kΩ pull-down; active-high RESET with same pull-down - ensures deterministic startup and multi-device synchronization without external glue logic. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip digital decimation filter | Configurable 2×–32× real/complex decimation reduces FPGA processing load and enables oversampling-based noise shaping for enhanced effective resolution. |
| 32-bit NCO | Enables precise digital down-conversion within ADC domain - eliminates need for external mixer and local oscillator in SDR front-ends. |
| 1–2 clock-cycle latency | Supports real-time feedback in <100 ns control loops (e.g., laser diode current regulation), reducing phase lag versus traditional pipeline ADCs. |
| Serial LVDS interface (1-/2-/½-wire) | Minimizes I/O count (as few as 4 pins for data + clock) and EMI emissions - ideal for dense PCB layouts in portable test equipment. |
| Industrial temperature range | -40°C to +105°C operation with guaranteed DC specs - enables deployment in uncooled enclosures for factory-floor power analyzers and motor drives. |
Applications
| Source Measurement Unit (SMU) | Power Quality Analyzer |
|---|---|
|
Use Scenario: High-accuracy sourcing and simultaneous voltage/current digitization of DUT under varying load conditions. IC Role / Device Role: Dual-channel synchronous sampling of sourced voltage and sensed current with sub-µV sensitivity. Use Value: 84.7 dBFS SNR and ±0.7 LSB DNL enable 16-bit+ effective resolution at 10 MSPS - meeting Class A power analyzer accuracy requirements per IEC 61000-4-30 Ed. 3. |
Use Scenario: Real-time monitoring of voltage/current harmonics, flicker, and transients in 3-phase distribution systems. IC Role / Device Role: Simultaneous digitization of multiple phases with deterministic inter-channel timing alignment. Use Value: 1-clock-cycle latency and hardware SYNC ensure <1 ns inter-channel skew - critical for accurate phase-angle calculation and THD computation. |
| Software Defined Radio (SDR) Front-End | High-Speed Control Loop |
|
Use Scenario: Direct IF sampling of 5–45 MHz band signals in compact cognitive radio platforms. IC Role / Device Role: Digitizing quadrature IF signals with integrated NCO and decimation for baseband conversion. Use Value: On-chip 32-bit NCO and 32× decimation eliminate external digital down-converter IC - reducing BOM count and board area by >35%. |
Use Scenario: Closed-loop position/speed control in servo drives requiring <200 ns loop update time. IC Role / Device Role: Low-latency acquisition of motor current and back-EMF for real-time field-oriented control (FOC). Use Value: 1-cycle latency in 1-wire SLVDS mode enables 10 MSPS sampling with <100 ns total acquisition-to-decision delay - supporting >50 kHz PWM bandwidth. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution, low-power dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADC3682IRSBT | Same 18-bit resolution, 25 MSPS max sampling rate; higher power (66 mW/ch @ 25 MSPS); identical pinout and interface. | Better suited for wider-bandwidth IF sampling (e.g., 20 MHz radar chirps) where 10 MSPS is insufficient. | Select ADC3682IRSBT when system requires >10 MSPS while retaining identical layout, firmware, and decimation/NCO functionality. |
| ADS9224RIRTCR | 18-bit, 2 MSPS, SPI interface, no on-chip decimation or NCO; 30 mW/ch; 32-QFN (4×4 mm). | Targeted at ultra-low-power, lower-speed applications like battery-powered portable meters where SLVDS complexity is unnecessary. | Choose ADS9224RIRTCR only for cost- and size-constrained designs needing <2 MSPS and no digital signal preprocessing inside the ADC. |
Compared with ADC3681IRSBT, ADC3682IRSBT offers higher speed with identical feature set and pin compatibility, whereas ADS9224RIRTCR trades speed, on-chip processing, and interface complexity for lower power and smaller footprint - making it suitable only for non-coherent, low-update-rate sensing.
Availability
ADC3681IRSBT is available at Aetrix Electronics and suitable for source measurement units, power quality analyzers, and software-defined radio front-ends requiring stable component supply, long-term production continuity, and guaranteed industrial temperature performance.
Supply support for ADC3681IRSBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance data converters and signal chain solutions.
The ADC368x family was designed specifically for ultra-low-noise, low-power, high-precision dual-channel digitization in industrial test equipment, communications infrastructure, and real-time control systems - prioritizing spectral purity, deterministic latency, and flexible digital interface options.
FAQ
What is the maximum sampling rate supported by ADC3681IRSBT?
The ADC3681IRSBT supports a maximum sampling rate of 10 MSPS, as specified in the device comparison table and electrical characteristics section of the SBAS872B datasheet. This rate is fixed for the ADC3681 variant - unlike the pin-compatible ADC3682 (25 MSPS) and ADC3683 (65 MSPS) in the same family. Operation above 10 MSPS is not guaranteed and may violate AC specifications.
Does ADC3681IRSBT support internal voltage reference operation?
Yes, ADC3681IRSBT supports internal reference operation with a nominal 1.6 V output. When enabled, it achieves ±0.64% gain error and 109 ppm/°C gain drift - verified in Section 6.6 DC Specifications of the datasheet. External 1.6 V reference yields tighter ±0.9% gain error but requires additional circuitry.
What is the latency of ADC3681IRSBT in 1-wire SLVDS mode?
In 1-wire SLVDS mode, ADC3681IRSBT achieves 1 ADC clock cycle latency from analog input sampling to valid digital output - confirmed in Table 6-14 (Timing Requirements) of SBAS872B. This applies to both channels simultaneously and is independent of decimation settings, making it ideal for time-critical control applications.
Can ADC3681IRSBT be used with single-ended clock inputs?
Yes, ADC3681IRSBT supports single-ended clock inputs via configuration through its SPI interface. The datasheet states that enabling this mode reduces analog supply current by 0.7 mA (Section 6.5), and timing parameters remain valid per Table 6-14 - though jitter performance may degrade compared to differential clocking.
What package type and dimensions does ADC3681IRSBT use?
ADC3681IRSBT uses a 40-pin VQFN package (Texas Instruments RSB designation), measuring 5.0 mm × 5.0 mm with an exposed thermal pad on the underside. This is explicitly stated in the "Package Information" section and Figure 5-1 (Pin Configuration) of SBAS872B Rev B.
ADC3681IRSBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 10M
- Number of Inputs:
- 2
- Input Type:
- Single Ended
- Data Interface:
- LVDS - Serial, SPI
- Configuration:
- MUX-ADC
- Ratio - S/H:ADC:
- 0:2
- Number of A/D Converters:
- 2
- Architecture:
- -
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.75V ~ 1.85V
- Voltage - Supply, Digital:
- 1.75V ~ 1.85V
- Features:
- -
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 40-WQFN (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADC3681IRSBT FAQ
1.How can I place an order for ADC3681IRSBT through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC3681IRSBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC3681IRSBT reliable?
The price and inventory of ADC3681IRSBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC3681IRSBT is usually 5 days.
3.What payment methods are accepted for ADC3681IRSBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC3681IRSBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC3681IRSBT?
ADC3681IRSBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC3681IRSBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC3681IRSBT?
For technical support, including ADC3681IRSBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC3681IRSBT requirements.
6.How does Aetrix verify that ADC3681IRSBT is sourced from the original manufacturer or authorized distributors?
All ADC3681IRSBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC3681IRSBT meets industry standards.
7.What is the process for return or replacement of ADC3681IRSBT?
All ADC3681IRSBT units undergo pre-shipment inspection (PSI). If there is an issue with ADC3681IRSBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC3681IRSBT part is unused and in its original packaging.
Return procedure for ADC3681IRSBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC3681IRSBT Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

