My Inquiry
My Account
Analog Devices Inc. ADCMP562BRQ
- Part No.:
- ADCMP562BRQ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Comparators
- Package:
- 20-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADCMP562BRQ.pdf
- Description:
- IC COMPARATOR 2 W/LATCH 20QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,314
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADCMP562BRQ from Analog Devices is a dual high-speed PECL comparator with programmable hysteresis, 700 ps propagation delay, 75 ps overdrive dispersion, and −2.0 V to +3.0 V input common-mode range-designed for precision timing recovery in automatic test equipment and high-speed instrumentation front ends.
For engineers reviewing the ADCMP562BRQ datasheet, ADCMP562BRQ pinout, ADCMP562BRQ application, or ADCMP562BRQ equivalent, this page delivers verified electrical specs, QSOP-20 pin mapping, real-world use cases in window detection and line reception, and two validated alternative comparators with documented functional trade-offs.
Technical Context
The ADCMP562BRQ integrates two independent high-speed comparators on Analog Devices' XFCB process, each featuring differential PECL-compatible outputs, internal latch pull-ups, and separate programmable hysteresis inputs (HYSA/HYSB). Its 700 ps propagation delay and 75 ps dispersion are maintained across −40°C to +85°C.
Each channel supports latch enable (LEA/LEB) for track-and-hold operation, with defined setup/hold times (250 ps), latch-to-output delay (600 ps), and minimum pulse width (500 ps). Input stage robustness includes ±5 V differential voltage tolerance, ESD protection >4 kV HBM, and power supply rejection >85 dB across all rails (VCC, VEE, VDD).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation delay | 700 ps at 1 V overdrive-enables sub-nanosecond timing alignment in ATE trigger paths. |
| Overdrive dispersion | 75 ps (20 mV–1.5 V)-ensures consistent timing across varying signal amplitudes in logic analyzer front ends. |
| Input common-mode range | −2.0 V to +3.0 V-supports direct interfacing to bipolar, CMOS, and LVDS sources without level-shifting. |
| Hysteresis control | Programmable via external resistor (20 mV at 19.5 kΩ, 70 mV at 8.0 kΩ)-suppresses noise-induced toggling in threshold detection. |
| Output rise/fall time | 550 ps / 470 ps (10%–90%)-drives 50 Ω PECL loads directly with minimal waveform distortion. |
| Supply rejection ratio | 85 dB (VCC/VEE/VDD)-maintains timing accuracy despite rail noise in mixed-signal test systems. |
| Operating temperature | −40°C to +85°C-qualified for industrial embedded instrumentation and disk drive read channel applications. |
Pinout & Package
ADCMP562BRQ is housed in a 20-lead QSOP package (JEDEC MO-137-AB compliant), with 0.65 mm lead pitch and 7.2 mm × 5.3 mm body size. Thermal resistance θJA = 80°C/W in still air.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 8, 20 | VDD | Logic supply terminal (+2.5 V to +5.0 V); powers PECL output stage and latch circuitry. |
| 2, 3, 15, 16 | QA, QA, QB, QB | Complementary PECL outputs per channel-directly drive 50 Ω transmission lines terminated to VDD − 2.0 V. |
| 5, 6, 13, 14 | LEA, LEA, LEB, LEB | Differential latch enable inputs-active-low latching; internal pull-ups default to tracking mode when open. |
| 7 | VEE | Negative supply (−4.96 V to −5.45 V); sets analog input common-mode baseline and output swing reference. |
| 9, 12 | +INA, +INB | Noninverting analog inputs-accept signals up to +3.0 V common-mode; paired with −INA/−INB for differential operation. |
| 10, 11 | HYSA, HYSB | Programmable hysteresis inputs-connect external resistors to GND to set symmetric hysteresis (20–70 mV). |
| 17 | GND | Analog ground reference-must be low-inductance plane for <75 ps dispersion performance. |
| 18, 19 | −INA, −INB | Inverting analog inputs-complete differential pairs; require matched routing to minimize skew. |
| 14 | VCC | Positive supply (+4.75 V to +5.25 V); powers internal bias and gain stages. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel latch control | Independent LEA/LEB pins enable synchronized track-and-hold across both comparators for window detection. |
| Programmable hysteresis | Resistor-tuned HYSA/HYSB pins deliver precise, output-swing-independent hysteresis-critical for stable zero-crossing detection. |
| Robust input protection | ±7.0 V differential and −3.0 V to +4.0 V common-mode absolute ratings prevent damage during hot-plug or ESD events. |
| PECL-compatible outputs | VOH = VDD − 0.81 V, VOL = VDD − 1.95 V-fully compatible with 10K/10KH logic families without level translation. |
| Low propagation delay skew | 50 ps channel-to-channel skew ensures matched timing between dual comparators in clock recovery circuits. |
Applications
| Automatic Test Equipment (ATE) | High-Speed Instrumentation |
|---|---|
Use Scenario: Precision timing capture of DUT response edges in semiconductor wafer testing. IC Role / Device Role / Timing Role: Dual comparator acts as edge detector and strobe generator, with one channel triggering acquisition and the other validating pass/fail windows. Use Value: 700 ps propagation delay and 75 ps dispersion ensure sub-nanosecond jitter-free sampling-meeting IEEE 1149.1 boundary-scan timing compliance. |
Use Scenario: Real-time signal conditioning in digital oscilloscope front ends. IC Role / Device Role / Timing Role: ADCMP562BRQ serves as high-fidelity threshold detector and trigger source, converting analog waveforms into clean PECL logic pulses. Use Value: 1.5 GHz equivalent input bandwidth and 500 ps output transitions preserve fast-rise signal integrity for 1+ GHz sampling systems. |
| Window Comparator | Line Receiver & Signal Restoration |
Use Scenario: Validating analog sensor output within safe operating bounds in patient diagnostics equipment. IC Role / Device Role / Timing Role: Two channels configured as upper/lower threshold detectors with shared hysteresis (via HYSA/HYSB) to reject noise near trip points. Use Value: Programmable hysteresis eliminates chatter during slow-moving physiological signals-reducing false alarms in FDA-cleared medical devices. |
Use Scenario: Restoring degraded clock/data signals from long PCB traces or cables in disk drive read channels. IC Role / Device Role / Timing Role: ADCMP562BRQ recovers square-wave timing from attenuated, noisy waveforms using differential inputs and latch synchronization. Use Value: −2.0 V to +3.0 V input common-mode range accepts legacy TTL/LVDS levels; PECL outputs interface directly to SERDES PHYs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed comparator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADCMP572BCPZ-R7 | Single-channel, 450 ps propagation delay, no hysteresis pin, LFCSP-16 package. | Lacks dual-channel and programmable hysteresis-requires external hysteresis network for noise immunity. | Select when single-channel speed (<450 ps) is prioritized over dual functionality and integrated hysteresis tuning. |
| MAX999ESA+ | Single-channel, 4.5 ns propagation delay, rail-to-rail input, no PECL outputs, SO-8 package. | Slower, CMOS output only, wider input range (−0.3 V to VCC + 0.3 V)-requires level-shifter for PECL systems. | Choose for cost-sensitive, lower-speed applications where PECL compatibility and sub-ns timing are not required. |
Compared with ADCMP562BRQ, ADCMP572BCPZ-R7 offers faster single-channel performance but sacrifices dual-channel integration and hysteresis programmability; MAX999ESA+ provides broader input voltage support but lacks PECL drive capability and nanosecond-level timing precision.
Availability
ADCMP562BRQ is available at Aetrix Electronics and suitable for automatic test equipment, high-speed instrumentation, and disk drive read channel applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADCMP562BRQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADCMP562BRQ belongs to Analog Devices' high-speed comparator product line, engineered specifically for sub-nanosecond timing-critical applications including ATE, oscilloscopes, and communication signal restoration.
FAQ
What is the function of the HYSA and HYSB pins on the ADCMP562BRQ?
The HYSA and HYSB pins on the ADCMP562BRQ provide independent, resistor-programmable hysteresis for Channel A and Channel B respectively. Connecting an external resistor from HYSA or HYSB to GND sets symmetric hysteresis (20 mV at 19.5 kΩ, 70 mV at 8.0 kΩ), which stabilizes switching against noise without dependence on output voltage swing-enabling reliable threshold detection in ADCMP562BRQ-based medical and test systems.
Can the ADCMP562BRQ operate with a single 3.3 V supply?
No-the ADCMP562BRQ requires three independent supplies: VCC (+4.75 V to +5.25 V), VEE (−4.96 V to −5.45 V), and VDD (+2.5 V to +5.0 V). It is not designed for single-supply operation. The negative rail (VEE) is essential for its differential input stage and PECL output stage; omitting it prevents proper biasing and results in non-functional behavior of ADCMP562BRQ.
How does the latch enable functionality work on the ADCMP562BRQ?
The ADCMP562BRQ uses complementary latch enable inputs (LEA/LEA and LEB/LEB) per channel. When LEA is logic high and LEA is logic low, Channel A enters latch mode-holding the output state prior to the latch transition. Internal pull-up resistors default unconnected inputs to tracking mode. Minimum latch pulse width is 500 ps, with 250 ps setup/hold times-enabling precise sample-and-hold in ADCMP562BRQ-based ATE timing generators.
What is the maximum toggle rate supported by the ADCMP562BRQ?
The ADCMP562BRQ supports a maximum toggle rate of 800 MHz under conditions of >50% output swing. This is enabled by its 700 ps propagation delay, 500 ps output rise/fall times, and 1.5 GHz equivalent input rise time bandwidth-making ADCMP562BRQ suitable for recovering clock signals in high-speed serial links and logic analyzer sampling engines.
Is the ADCMP562BRQ pin-compatible with the ADCMP561?
No-ADCMP562BRQ uses a 20-lead QSOP package with dedicated HYSA/HYSB pins and duplicated VDD pins, while ADCMP561 uses a 16-lead QSOP with no hysteresis inputs. Pin counts, pin functions, and physical layout differ; PCB redesign is required to substitute ADCMP562BRQ for ADCMP561 or vice versa.
ADCMP562BRQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 20-SSOP (0.154", 3.90mm Width)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- with Latch
- Number of Elements:
- 2
- Output Type:
- Complementary, Differential, Open-Emitter, PECL
- Voltage - Supply, Single/Dual (±):
- ±4.75V ~ 5.25V
- :
- 2mV @ -5.2V,5V
- Voltage - Input Offset (Max):
- 3µA @ -5.2V,5V
- Current - Input Bias (Max):
- 30mA
- Current - Output (Typ):
- 5mA, 28mA, 13mA
- Current - Quiescent (Max):
- 80dB CMRR, 85dB PSRR
- CMRR, PSRR (Typ):
- 0.83ns
- Propagation Delay (Max):
- ±1mV
- Hysteresis:
- -40°C ~ 85°C
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- Surface Mount
- :
- 20-QSOP
ADCMP562BRQ FAQ
1.How can I place an order for ADCMP562BRQ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADCMP562BRQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADCMP562BRQ reliable?
The price and inventory of ADCMP562BRQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADCMP562BRQ is usually 5 days.
3.What payment methods are accepted for ADCMP562BRQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADCMP562BRQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADCMP562BRQ?
ADCMP562BRQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADCMP562BRQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADCMP562BRQ?
For technical support, including ADCMP562BRQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADCMP562BRQ requirements.
6.How does Aetrix verify that ADCMP562BRQ is sourced from the original manufacturer or authorized distributors?
All ADCMP562BRQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADCMP562BRQ meets industry standards.
7.What is the process for return or replacement of ADCMP562BRQ?
All ADCMP562BRQ units undergo pre-shipment inspection (PSI). If there is an issue with ADCMP562BRQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADCMP562BRQ part is unused and in its original packaging.
Return procedure for ADCMP562BRQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADCMP562BRQ Tags
-
LM2903DR
Texas Instruments
-
LM339DR
Texas Instruments
-
LM339PWR
Texas Instruments
-
LM393DT
STMicroelectronics
-
LM2901PWR
Texas Instruments
-
LM2903DT
STMicroelectronics
-
LM393DR
Texas Instruments
-
LM239DR
Texas Instruments
-
LM339APWR
Texas Instruments
-
LM2903P
Texas Instruments
-
LM393ADR
Texas Instruments
-
NCX2200GMAZ
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
