Analog Devices Inc. ADCMP573BCPZ-RL7
- Part No.:
- ADCMP573BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Comparators
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADCMP573BCPZ-RL7.pdf
- Description:
- IC COMPARATOR 1 W/LATCH 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,517
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADCMP573BCPZ-RL7 from Analog Devices is an ultrafast SiGe comparator with RSPECL output drivers and differential latch inputs, delivering 150 ps propagation delay, 8 GHz equivalent input bandwidth, and 200 fs RMS random jitter. It operates from a single 3.3 V or 5.2 V supply, supports −0.2 V to +3.2 V input range with on-chip 50 Ω terminations, and targets high-speed clock/data restoration in ATE and medical imaging systems.
For engineers reviewing the ADCMP573BCPZ-RL7 datasheet, ADCMP573BCPZ-RL7 pinout, ADCMP573BCPZ-RL7 application, or ADCMP573BCPZ-RL7 equivalent, key selection criteria include RSPECL output compatibility with VCCO − 2 V termination, latch timing (90 ps setup/100 ps hold), programmable hysteresis via HYS pin, and operation across −40°C to +125°C.
Technical Context
The ADCMP573BCPZ-RL7 implements a high-speed SiGe bipolar front-end with robust input protection and no phase reversal under overdrive. Its RSPECL output stage drives 400 mV into 50 Ω loads terminated to VCCO − 2 V and maintains 300–450 mV differential swing across temperature.
It features dual latch enable inputs (LE/LE) with complementary logic, 50 Ω internal termination to Pin 8 (VCCO/VTT), and resistor-programmable hysteresis via the HYS pin-biased at ~250 mV with 600 Ω series resistance-enabling ±25 mV hysteresis without external feedback networks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 150 ps typical at 200 mV overdrive; enables 10 Gbps signal decision timing. |
| Output Type | RSPECL: drives 400 mV into 50 Ω terminated to VCCO − 2 V; compatible with PECL families. |
| Input Bandwidth | 8 GHz equivalent rise-time bandwidth; supports sub-20 ps input edges. |
| Jitter Performance | 10 ps deterministic jitter (DJ), 200 fs RMS random jitter (RJ); critical for low-bit-error-rate sampling. |
| Operating Temperature | −40°C to +125°C extended industrial range; qualified for harsh embedded instrumentation environments. |
| Supply Range | VCCI and VCCO: 3.1 V to 5.4 V; supports flexible single- or split-supply configurations. |
| Input Termination | On-chip 50 Ω resistors at VP and VN; VTP/VTN pins allow configurable termination return. |
| Latch Timing | 90 ps setup time, 100 ps hold time (VOD = 100 mV); ensures reliable edge capture in high-speed trigger circuits. |
Pinout & Package
ADCMP573BCPZ-RL7 is housed in a 16-lead 3 mm × 3 mm LFCSP package with exposed pad (EPAD) for thermal management. The package is lead-free, RoHS-compliant, and rated for extended industrial temperature operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VTP) | VP input termination return | Connects to desired termination voltage (e.g., VCCO or ground) for 50 Ω input matching at noninverting input. |
| 2 (VP) | Noninverting analog input | Differential input node with 50 Ω on-chip termination; accepts −0.2 V to +3.2 V common-mode range when VCCI = 5.2 V. |
| 3 (VN) | Inverting analog input | Differential input node with 50 Ω on-chip termination; used with VP for threshold comparison or zero-crossing detection. |
| 4 (VTN) | VN input termination return | Independent termination return for inverting input; allows asymmetric termination schemes. |
| 5, 16 (VCCI) | Input stage positive supply | Powers SiGe input amplifier; must be bypassed locally with 0.01 μF capacitors to GND. |
| 6 (LE) | Inverting latch enable | Active-high latch control (complement of LE); internally terminated to Pin 8 (VCCO/VTT). |
| 7 (LE) | Noninverting latch enable | Active-low latch control (complement of LE); requires complementary drive with LE for proper latch mode. |
| 8 (VCCO/VTT) | Latch/termination reference | For ADCMP573: connect externally to VCCO − 2 V; serves as termination return for LE/LE and RSPECL outputs. |
| 9, 12 (VCCO) | Output stage positive supply | Powers RSPECL output drivers; must be decoupled independently from VCCI to minimize supply coupling. |
| 10 (Q) | Inverting CMOS-compatible output | Logic-low when VP > VN in compare mode; provides true/complement pair with Q for differential signaling. |
| 11 (Q) | Noninverting CMOS-compatible output | Logic-high when VP > VN in compare mode; matches Q timing within <10 ps skew. |
| 13, 15 (GND) | Analog/digital ground | Low-inductance return path for input/output stages; requires solid ground plane and redundant vias. |
| 14 (HYS) | Hysteresis control | Connect to GND via resistor (1 kΩ–6 kΩ) to add up to ±25 mV hysteresis; floating = <1 mV hysteresis. |
Key Features
| Feature | Design Value |
|---|---|
| RSPECL output compatibility | Drives standard PECL logic families with VCCO − 2 V termination; eliminates level-shifting circuitry. |
| Programmable hysteresis | Resistor-controlled (0–25 mV) via HYS pin; avoids load-dependent feedback networks and preserves jitter performance. |
| No output phase reversal | Robust input stage prevents false toggling during large overdrive events (±1.2 V differential), enhancing system reliability. |
| Dual latch enable interface | Complementary LE/LE inputs with 50 Ω internal termination simplify high-speed latch control without external biasing. |
| On-chip 50 Ω input terminations | Reduces external component count and layout sensitivity; VTP/VTN pins enable flexible termination routing. |
| Extended temperature qualification | Characterized from −40°C to +125°C; suitable for automotive under-hood, industrial PLC, and medical diagnostic equipment. |
Applications
| Automatic Test Equipment (ATE) | Medical Imaging Systems |
|---|---|
|
Use Scenario: High-speed digital pattern generation and response capture in semiconductor wafer testing. IC Role / Device Role / Timing Role: ADCMP573BCPZ-RL7 acts as a precision edge detector and data sampler, converting analog test signals into clean, jitter-minimized digital logic levels for real-time pass/fail analysis. Use Value: 150 ps propagation delay and 200 fs RJ enable sub-nanosecond timing resolution, directly improving test throughput and fault coverage. |
Use Scenario: Time-of-flight signal processing in PET and CT scanners requiring precise pulse timing. IC Role / Device Role / Timing Role: ADCMP573BCPZ-RL7 functions as a zero-crossing detector and trigger generator for scintillation pulse arrival timing. Use Value: 8 GHz input bandwidth and 80 ps minimum pulse width support accurate detection of fast, low-amplitude pulses from photomultiplier tubes. |
| High-Speed Line Receivers | Peak Detection Circuits |
|
Use Scenario: Signal integrity restoration in 10 Gbps serial links with intersymbol interference and amplitude degradation. IC Role / Device Role / Timing Role: ADCMP573BCPZ-RL7 serves as a retiming comparator, reshaping degraded NRZ waveforms into low-jitter CML/RSPECL logic levels. Use Value: RSPECL outputs directly interface with FPGA transceivers and SerDes PHYs; deterministic jitter <10 ps minimizes bit error rate. |
Use Scenario: Real-time peak amplitude tracking in RF power monitoring and laser pulse diagnostics. IC Role / Device Role / Timing Role: ADCMP573BCPZ-RL7 operates in latch mode to capture instantaneous peak values from fast-rising analog envelopes. Use Value: 90 ps latch setup time and 100 ps hold time ensure accurate peak capture at >10 GS/s effective sampling rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed comparator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADCMP572BCPZ-RL7 | CML output stage (not RSPECL); terminates to VCCO, not VCCO − 2 V; 15 ps latch setup/hold. | Better matched to 50 Ω transmission lines in telecom clock recovery; less compatible with legacy PECL systems. | Select ADCMP572BCPZ-RL7 when interfacing with CML receivers or when VCCO termination is preferred. |
| MAX999ESA+ | Lower speed (4.5 ns propagation delay), CMOS output, no latch, 3.3 V only; 2.5 mV offset, 100 MHz bandwidth. | Suitable for general-purpose threshold detection but lacks jitter performance or high-speed timing capability. | Choose MAX999ESA+ only for cost-sensitive, non-critical timing applications where sub-ns resolution is unnecessary. |
Compared with ADCMP573BCPZ-RL7, ADCMP572BCPZ-RL7 offers superior latch timing and CML compatibility but requires different termination, while MAX999ESA+ trades speed and jitter for simplicity and cost-making it unsuitable for 10 Gbps or medical imaging use cases.
Availability
ADCMP573BCPZ-RL7 is available at Aetrix Electronics and suitable for automatic test equipment (ATE), medical imaging systems, high-speed line receivers, and peak detection circuits requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ADCMP573BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADCMP573BCPZ-RL7 belongs to Analog Devices' ultrafast SiGe comparator family, engineered specifically for sub-200 ps timing-critical applications in ATE, medical diagnostics, and high-speed communications infrastructure.
FAQ
What is the recommended termination for ADCMP573BCPZ-RL7 RSPECL outputs?
The ADCMP573BCPZ-RL7 RSPECL outputs must be terminated to VCCO − 2 V using a 50 Ω resistor to ground (or to the VCCO − 2 V rail). Pin 8 (VCCO/VTT) must be externally connected to this same potential to provide correct latch enable biasing and output reference. Failure to terminate correctly results in degraded output swing and increased jitter.
Does ADCMP573BCPZ-RL7 support single-supply operation?
Yes, ADCMP573BCPZ-RL7 supports true single-supply operation with VCCI = VCCO = 3.3 V or 5.2 V. In this configuration, the input common-mode range is −0.2 V to +1.2 V (at 3.3 V) or −0.2 V to +3.1 V (at 5.2 V), and the RSPECL outputs remain functional when VCCO/VTT is tied to VCCO − 2 V.
How is hysteresis programmed on ADCMP573BCPZ-RL7?
Hysteresis on ADCMP573BCPZ-RL7 is programmed by connecting an external resistor between the HYS pin (Pin 14) and GND. A 1 kΩ resistor yields ~10 mV hysteresis; 6 kΩ yields ~25 mV. Leaving HYS open disables hysteresis (<1 mV). No capacitor should be placed on HYS, as it degrades jitter performance.
What is the function of Pins 1 (VTP) and 4 (VTN) on ADCMP573BCPZ-RL7?
Pins 1 (VTP) and 4 (VTN) are dedicated termination return paths for the on-chip 50 Ω input resistors at VP and VN. They allow independent configuration of input termination-e.g., tying VTP to VCCO and VTN to GND enables asymmetric AC-coupled termination-without loading the signal path or introducing parasitics.
Can ADCMP573BCPZ-RL7 operate with VCCI ≠ VCCO?
Yes, ADCMP573BCPZ-RL7 supports split supplies: VCCI may differ from VCCO within −0.2 V to +2.3 V differential. When VCCI = 5.2 V and VCCO = 3.3 V, the input common-mode range extends to −0.2 V to +3.1 V, while RSPECL outputs retain full 300–450 mV swing when properly terminated to VCCO − 2 V.
ADCMP573BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- with Latch
- Number of Elements:
- 1
- Output Type:
- Complementary, PECL
- Voltage - Supply, Single/Dual (±):
- 3.1V ~ 5.4V
- :
- 2mV @ 3.3V
- Voltage - Input Offset (Max):
- 25µA @ 3.3V
- Current - Input Bias (Max):
- 35mA
- Current - Output (Typ):
- 80mA
- Current - Quiescent (Max):
- 65dB CMRR, 74dB PSRR
- CMRR, PSRR (Typ):
- 0.165ns
- Propagation Delay (Max):
- ±1mV
- Hysteresis:
- -40°C ~ 85°C
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- Surface Mount
- :
- 16-LFCSP (3x3)
ADCMP573BCPZ-RL7 FAQ
1.How can I place an order for ADCMP573BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADCMP573BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADCMP573BCPZ-RL7 reliable?
The price and inventory of ADCMP573BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADCMP573BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADCMP573BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADCMP573BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADCMP573BCPZ-RL7?
ADCMP573BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADCMP573BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADCMP573BCPZ-RL7?
For technical support, including ADCMP573BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADCMP573BCPZ-RL7 requirements.
6.How does Aetrix verify that ADCMP573BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADCMP573BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADCMP573BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADCMP573BCPZ-RL7?
All ADCMP573BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADCMP573BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADCMP573BCPZ-RL7 part is unused and in its original packaging.
Return procedure for ADCMP573BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADCMP573BCPZ-RL7 Tags

-
LM2903DR
Texas Instruments
-
LM339DR
Texas Instruments

-
LM339PWR
Texas Instruments

-
LM393DT
STMicroelectronics

-
LM2901PWR
Texas Instruments

-
LM2903DT
STMicroelectronics

-
LM393DR
Texas Instruments
-
LM239DR
Texas Instruments

-
LM339APWR
Texas Instruments

-
LM2903P
Texas Instruments

-
LM393ADR
Texas Instruments

-
NCX2200GMAZ
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

