Analog Devices Inc. ADF4106BRUZ
- Part No.:
- ADF4106BRUZ
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADF4106BRUZ.pdf
- Description:
- IC CLK/FREQ SYNTH 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,877
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4106BRUZ from Analog Devices is a 6 GHz PLL frequency synthesizer IC used as a local oscillator in RF up/down-conversion stages of wireless transceivers. It integrates a phase-frequency detector (PFD), programmable dual-modulus prescaler (8/9, 16/17, 32/33, 64/65), 13-bit B counter, 6-bit A counter, and 14-bit R counter. Operates from 2.7 V to 3.3 V with separate VP supply up to 5.5 V for extended VCO tuning range - deployed in LMDS base station transmitters and satellite uplink modules.
For engineers reviewing the ADF4106BRUZ datasheet, ADF4106BRUZ pinout, ADF4106BRUZ application, or ADF4106BRUZ equivalent, key selection considerations include its 6 GHz RF input capability, programmable charge pump current (625 µA–5 mA), 20–300 MHz REFIN range, analog/digital lock detect, and 3-wire serial interface timing compliance (t1 ≥ 10 ns setup).
Technical Context
The ADF4106BRUZ implements an N-divider architecture where N = BP + A, enabling fine frequency resolution via programmable prescaler modulus and counters. Its PFD supports antibacklash pulse width control (via ABP1/ABP2 bits) to eliminate dead zone and suppress reference spurs - critical for low-phase-noise LO synthesis.
It features dual power domains: AVDD/DVDD (2.7–3.3 V) for logic and analog core, and VP (≥AVDD, ≤5.5 V) for charge pump output swing extension. The MUXOUT pin provides selectable access to lock detect, scaled RF, or scaled reference - supporting real-time loop diagnostics without external probing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Frequency | 0.5–6.0 GHz - supports direct synthesis up to Ka-band without frequency doublers. |
| REFIN Frequency Range | 20–300 MHz - enables flexible crystal or TCXO reference selection with slew-rate compliance. |
| Phase Detector Max Freq | 104 MHz - sets upper limit on PFD comparison rate, constraining loop bandwidth and reference division. |
| Charge Pump Current | 625 µA–5 mA (programmable) - adjusts loop filter gain and transient response for VCO tuning sensitivity. |
| Normalized Phase Noise Floor | −223 dBc/Hz - defines fundamental PLL noise floor independent of N-divider value. |
| Spurious Performance | −65 to −92 dBc - measured at 1/2×PFD offset; determines spectral purity in adjacent channels. |
| Power-Down Current | 10 µA - enables rapid system-level power gating while retaining register state. |
Pinout & Package
ADF4106BRUZ is packaged in a 16-lead TSSOP (RU-16) with exposed pad thermally connected to AGND. Pin functions are electrically validated per Analog Devices Rev. F datasheet Figure 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RSET | Charge pump current calibration | Resistor-to-ground sets ICP max (5 mA @ 5.1 kΩ); enables precise loop filter design. |
| CP | Charge pump output | Drives external loop filter; requires VP ≥ AVDD for full 0–5 V tuning voltage swing. |
| RFINA / RFINB | Differential RF input | Accepts ac-coupled 0.5–6 GHz signal; requires 100 pF bypass to AGND per datasheet Figure 18. |
| REFIN | Reference clock input | CMOS-compatible (VTH ≈ VDD/2); supports TTL/CMOS oscillators or ac-coupled sources. |
| CLK / DATA / LE | 3-wire serial interface | 24-bit shift register loads latches (R/N/Function/Init) on rising LE edge; t1 ≥ 10 ns setup required. |
| MUXOUT | Multiplexed diagnostic output | Selectable via M3/M2/M1: digital lock detect, analog lock detect, or divided RF/reference. |
| CE | Hardware power-down control | Active-low; forces charge pump into high-Z and reduces IDD to 10 µA typical. |
Key Features
| Feature | Design Value |
|---|---|
| Separate VP supply | Enables 5 V tuning voltage headroom in 3 V systems - eliminates need for external level-shifting. |
| Programmable prescaler | Four modulus options (8/9, 16/17, 32/33, 64/65) - balances RF input frequency coverage vs. minimum step size. |
| Antibacklash pulse control | Two-bit programmable width (ABP1/ABP2) - minimizes PFD dead zone and reference spurs below −65 dBc. |
| Dual lock detect | Configurable digital (3/5-cycle threshold) or analog (open-drain) lock signal - supports both FPGA and analog monitoring. |
| 3-wire serial interface | 24-bit register map with latch-select control bits (C2/C1) - enables compact microcontroller integration without SPI peripheral. |
Applications
| LMDS Base Station Transmitter | Satellite Uplink Module |
|---|---|
|
Use Scenario: Local oscillator generation for 27.5–29.5 GHz upconversion in fixed wireless access infrastructure. IC Role / Device Role / Timing Role: PLL synthesizer providing stable, low-spur LO signal synchronized to 10 MHz OCXO reference. Use Value: 6 GHz RF input capability allows direct drive of x2/x3 active multipliers; −76.5 dBc/Hz phase noise at 5.8 GHz supports 64-QAM modulation fidelity. |
Use Scenario: Frequency-agile LO in L-band (1.5 GHz) and S-band (2.5 GHz) satellite telemetry downconverters. IC Role / Device Role / Timing Role: Programmable N-divider generating precise channel spacing (e.g., 1 MHz steps) from 20 MHz TCXO. Use Value: Dual-modulus prescaler (16/17) enables integer-N synthesis with <1 kHz residual FM; R counter division supports sub-Hz frequency resolution. |
| Wireless LAN Test Instrumentation | Point-to-Point Microwave Radio |
|
Use Scenario: Sweep oscillator in vector signal analyzers requiring fast frequency hopping and low phase noise across 2.4–5.8 GHz bands. IC Role / Device Role / Timing Role: Core PLL engine controlling VCO tuning voltage via high-speed loop filter; lock detect feeds FPGA sequencer. Use Value: 104 MHz PFD max frequency enables 200 kHz loop bandwidth for <50 µs settling; MUXOUT provides real-time lock status without interrupt overhead. |
Use Scenario: LO source in 11 GHz E-band backhaul radios operating in licensed spectrum with strict spectral mask requirements. IC Role / Device Role / Timing Role: High-stability synthesizer driving passive mixer; integrated analog lock detect validates VCO lock before transmission enable. Use Value: −223 dBc/Hz normalized phase noise floor ensures >45 dB ACLR in 256-QAM systems; VP = 5.5 V supports 4.5 V VCO tuning range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PLL synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4153AACPZ-R7 | Integrated VCO (up to 4.4 GHz); no external VCO required; lower RF input bandwidth (4.4 GHz max). | Better for compact, low-component-count designs; unsuitable for >4.4 GHz direct synthesis or external high-frequency VCO control. | Choose ADF4153A when board space is constrained and VCO integration is acceptable; retain ADF4106BRUZ for >4.4 GHz or custom VCO optimization. |
| LMS8001TRN | Multi-core RF transceiver with embedded synthesizer; supports fractional-N mode; higher integration but fixed architecture. | Designed for SDR platforms with baseband processing; lacks standalone PLL flexibility and 6 GHz RF input capability. | Choose LMS8001TRN for full transceiver integration; select ADF4106BRUZ for discrete, high-performance LO subsystems with full register-level control. |
Compared with ADF4153AACPZ-R7 and LMS8001TRN, the ADF4106BRUZ offers unmatched 6 GHz RF input bandwidth and fully programmable integer-N architecture - making it the preferred choice for wideband, externally tuned LO designs where phase noise, spur suppression, and VCO voltage headroom are critical.
Availability
ADF4106BRUZ is available at Aetrix Electronics and suitable for LMDS base stations, satellite uplink modules, wireless LAN test instrumentation, and point-to-point microwave radios requiring stable component supply across industrial temperature ranges (−40°C to +85°C).
Supply support for ADF4106BRUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and RF ICs, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.
The ADF4106BRUZ belongs to Analog Devices' precision PLL synthesizer product line, engineered for demanding wireless infrastructure and instrumentation applications requiring ultra-low phase noise, wide RF bandwidth, and robust lock detection.
FAQ
What is the maximum RF input frequency supported by the ADF4106BRUZ?
The ADF4106BRUZ supports an RF input frequency range of 0.5 GHz to 6.0 GHz, as specified in the Rev. F datasheet Table 1. This enables direct synthesis in Ka-band applications without requiring frequency doublers, simplifying RF front-end architecture and reducing component count and insertion loss in systems such as LMDS base station transmitters.
Does the ADF4106BRUZ require an external VCO, and how is it interfaced?
Yes, the ADF4106BRUZ requires an external VCO. It interfaces via the CP pin, which delivers programmable ±ICP current to an external loop filter that generates the VCO tuning voltage. The separate VP supply (up to 5.5 V) allows the tuning voltage to exceed the 3.3 V AVDD rail - essential for wide-tuning-range VCOs used in satellite and microwave radio applications.
How does the ADF4106BRUZ implement lock detection, and what are the configuration options?
The ADF4106BRUZ provides both analog and digital lock detect via the MUXOUT pin. Digital lock detect (active-high, CMOS) triggers after 3 or 5 consecutive PFD cycles with phase error <15 ns (configurable via LDP bit). Analog lock detect is open-drain and outputs narrow low-going pulses during lock - both modes are selected using M3/M2/M1 bits in the function latch.
Can the ADF4106BRUZ operate with a 2.5 V supply, or is 3.3 V mandatory?
The ADF4106BRUZ specifies AVDD and DVDD operation from 2.7 V to 3.3 V (±10%), per Absolute Maximum Ratings and Specifications tables. Operation at 2.5 V falls outside the guaranteed specification range and may result in degraded PFD performance, reduced RF input sensitivity, or failure to meet phase noise or spurious targets - 2.7 V is the absolute minimum validated supply.
What package type is used for the ADF4106BRUZ, and are thermal pads required?
The ADF4106BRUZ is supplied in a 16-lead TSSOP package (RU-16) with an exposed thermal pad. Per datasheet Figure 3 and PCB guidelines, the exposed pad must be soldered to a solid AGND plane for optimal thermal performance (θJA = 112°C/W) and electrical stability - omitting this connection risks junction temperature exceedance and parametric drift under continuous 6 GHz operation.
ADF4106BRUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS, TTL
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 6GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 2.7V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-TSSOP
ADF4106BRUZ FAQ
1.How can I place an order for ADF4106BRUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4106BRUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4106BRUZ reliable?
The price and inventory of ADF4106BRUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4106BRUZ is usually 5 days.
3.What payment methods are accepted for ADF4106BRUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4106BRUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4106BRUZ?
ADF4106BRUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4106BRUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4106BRUZ?
For technical support, including ADF4106BRUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4106BRUZ requirements.
6.How does Aetrix verify that ADF4106BRUZ is sourced from the original manufacturer or authorized distributors?
All ADF4106BRUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4106BRUZ meets industry standards.
7.What is the process for return or replacement of ADF4106BRUZ?
All ADF4106BRUZ units undergo pre-shipment inspection (PSI). If there is an issue with ADF4106BRUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4106BRUZ part is unused and in its original packaging.
Return procedure for ADF4106BRUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4106BRUZ Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

