Analog Devices Inc. ADF4107BCPZ
- Part No.:
- ADF4107BCPZ
- Manufacturer:
- Analog Devices Inc.
- Package:
- 20-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADF4107BCPZ.pdf
- Description:
- IC CLK/FREQ SYNTH 20LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,642
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4107BCPZ from Analog Devices is a 7 GHz PLL frequency synthesizer IC used as a local oscillator in RF up/downconversion stages of wireless transceivers. It features dual-modulus prescaling (8/9 to 64/65), programmable charge pump current (625 µA–5 mA), 2.7–3.3 V supply, separate VP pin for extended tuning voltage, and analog/digital lock detect. It enables high-frequency LO generation in LMDS base stations and satellite transceivers.
For engineers reviewing the ADF4107BCPZ datasheet, ADF4107BCPZ pinout, ADF4107BCPZ application, or ADF4107BCPZ equivalent, key selection criteria include RF input bandwidth (1–7 GHz), PFD frequency limit (104 MHz max), charge pump current programmability, antibacklash pulse width control, and compatibility with external loop filters and VCOs in broadband wireless systems.
Technical Context
The ADF4107BCPZ implements a digital phase-frequency detector (PFD) with programmable antibacklash pulse width (1.3 ns, 2.9 ns, or 6.0 ns), precision charge pump with ±ICP output referenced to CPGND, and a 14-bit R counter enabling REFIN division from 20–250 MHz. Its N-divider uses 13-bit B and 6-bit A counters with dual-modulus prescaler (P/P+1) to realize N = BP + A.
It supports 3-wire serial interface (CLK/DATA/LE) with 24-bit shift register, latch-select via control bits C2/C1, and MUXOUT configurable for lock detect, scaled RF, or scaled reference. The separate VP supply (≥AVDD, ≤5.5 V) decouples charge pump headroom from core logic voltage, enabling 5 V tuning range in 3 V systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Frequency | 1.0–7.0 GHz: supports direct synthesis up to Ka-band without frequency doublers. |
| PFD Frequency Max | 104 MHz: sets upper bound on reference-to-VCO ratio and loop bandwidth design. |
| Charge Pump Current | 625 µA–5 mA (programmable): adjusts loop filter component values and phase noise trade-offs. |
| Prescaler Options | 8/9, 16/17, 32/33, 64/65: enables contiguous frequency coverage across wide bands. |
| Supply Voltages | AVDD/DVDD = 2.7–3.3 V; VP = AVDD to 5.5 V: allows independent tuning voltage headroom scaling. |
| Lock Detect | Analog (open-drain) and digital outputs: provides real-time PLL status for system monitoring and fault recovery. |
| Operating Temp | −40°C to +85°C: qualified for industrial and outdoor wireless infrastructure environments. |
Pinout & Package
LFCSP package (4 mm × 4 mm, 20-lead, exposed pad). Pin 19 = RSET (sets ICP), Pin 20 = CP (±ICP output to loop filter), Pin 1 = CPGND (dedicated charge pump ground return).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RSET | Charge pump current setting | Resistor to CPGND sets ICP MAX per ICP = 25 V / RSET; 5.1 kΩ → 5 mA nominal. |
| CP | Charge pump output | Drives external loop filter; requires low-impedance path to VCO tuning port. |
| CPGND | Charge pump ground | Dedicated analog ground return-must be isolated from DGND/AGND planes except at single point. |
| RFINA/RFINB | Differential RF input | Accepts 7 GHz signal; AC-coupled with 100 pF bypass; differential biasing improves noise immunity. |
| REFIN | Reference clock input | CMOS input (threshold ≈ VDD/2); accepts 20–250 MHz square wave or sine via AC coupling. |
| MUXOUT | Multiplexed diagnostic output | Selectable between lock detect, divided RF, or divided REFIN for debug and calibration. |
| CE | Chip enable | Active-low power-down: disables internal circuitry and places CP in high-Z state. |
| CLK/DATA/LE | 3-wire serial interface | 24-bit shift register loads latches (R, N, function, init); LE rising edge transfers data. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-modulus prescaler | Software-selectable 8/9, 16/17, 32/33, or 64/65 modes enable integer-N synthesis across full 1–7 GHz RF range. |
| Separate VP supply | Allows 5 V tuning voltage in 3 V systems-enables wider VCO tuning range without level-shifting circuitry. |
| Programmable antibacklash pulse | Configurable 1.3 ns, 2.9 ns, or 6.0 ns width minimizes dead-zone-induced reference spurs and phase noise. |
| Hardware/software power-down | CE pin or F2 bit reduces total current to 10 µA-critical for battery-backed or low-duty-cycle RF modules. |
| Two lock detect types | Digital (3- or 5-cycle threshold) and analog (open-drain) outputs support both microcontroller polling and hardware interrupt schemes. |
Applications
| LMDS Base Station Transmitter | Satellite Uplink Modulator |
|---|---|
Use Scenario: Generating stable 27.5–29.5 GHz LO for millimeter-wave upconversion in fixed wireless access base stations. IC Role / Device Role / Timing Role: Integer-N PLL synthesizer providing low-phase-noise LO with 200 kHz PFD frequency and 20 kHz loop bandwidth. Use Value: Eliminates need for frequency doublers-reducing component count, board area, and insertion loss in front-end architecture. | Use Scenario: Local oscillator source for QPSK modulator in L-band or S-band satellite uplink transponders. IC Role / Device Role / Timing Role: Programmable N-divider generating precise carrier frequencies with <−90 dBc reference spurs at 200 kHz offset. Use Value: Meets stringent spectral mask requirements for satellite spectrum allocation with minimal filtering overhead. |
| Wireless LAN Test Instrumentation | Broadband Spectrum Analyzer Local Oscillator |
Use Scenario: Agile LO generation in 802.11ac/ax signal analyzers covering 5–6 GHz bands with sub-100 Hz frequency resolution. IC Role / Device Role / Timing Role: High-speed PLL with 1 MHz PFD frequency enabling fast frequency hopping and narrow loop bandwidth for low integrated phase noise. Use Value: Achieves <0.36° RMS integrated phase noise at 900 MHz and <1.8° at 6.4 GHz-ensuring accurate EVM measurement. | Use Scenario: Sweep LO in benchtop spectrum analyzers requiring continuous 1–7 GHz coverage with <−76 dBc/Hz phase noise at 1 kHz offset. IC Role / Device Role / Timing Role: Wideband synthesizer driving YIG-tuned or varactor-based VCOs with programmable charge pump gain for optimal loop stability. Use Value: Supports >100 dB dynamic range measurements by minimizing close-in phase noise and far-out spurious emissions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PLL synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4153ACPZ | Higher max RF input (6.5 GHz vs. 7.0 GHz), integrated LDO, lower phase noise floor (−225 dBc/Hz), but no separate VP pin. | Preferred for compact, low-noise designs where VP flexibility is unnecessary and integrated regulation simplifies BOM. | Select ADF4153ACPZ when system-level power sequencing favors single-supply operation and −225 dBc/Hz noise floor is critical. |
| HMC703LP4E | Wider RF range (up to 13 GHz), higher PFD frequency (200 MHz), but requires external op-amp loop filter and lacks digital lock detect. | Suitable for Ka-band radar and test equipment needing >7 GHz coverage, but demands more complex loop design and external monitoring. | Choose HMC703LP4E only when extending beyond 7 GHz is mandatory and analog lock detect suffices for system control. |
Compared with ADF4107BCPZ, ADF4153ACPZ offers better phase noise and integration but sacrifices VP flexibility, while HMC703LP4E extends frequency range at the cost of increased design complexity and reduced diagnostic capability.
Availability
ADF4107BCPZ is available at Aetrix Electronics and suitable for LMDS base station transmitters, satellite uplink modulators, and wireless LAN instrumentation requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for ADF4107BCPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADF4107BCPZ belongs to Analog Devices' PLL frequency synthesizer product line, designed specifically for high-frequency wireless infrastructure LO generation with emphasis on wide RF bandwidth, flexible charge pump control, and robust lock detection.
FAQ
What is the maximum RF input frequency supported by the ADF4107BCPZ?
The ADF4107BCPZ supports an RF input frequency range of 1.0 GHz to 7.0 GHz, as specified in the Rev. D datasheet under RF CHARACTERISTICS. This 7 GHz bandwidth enables direct synthesis in Ka-band applications without requiring frequency multipliers, reducing system complexity and signal path loss. The ADF4107BCPZ achieves this using a high-speed CML prescaler followed by CMOS A/B counters rated for ≤300 MHz input.
How does the separate VP supply pin improve VCO tuning range in the ADF4107BCPZ?
The VP pin on the ADF4107BCPZ allows the charge pump output stage to operate at up to 5.5 V independently of the 2.7–3.3 V AVDD/DVDD rails. This extends the tuning voltage range delivered to the external VCO-enabling full utilization of VCOs with 0–5 V tuning curves in 3 V systems. Without VP, the tuning range would be limited to ~0–3 V, potentially restricting VCO selection and frequency coverage.
Can the ADF4107BCPZ generate non-integer-N frequencies?
No, the ADF4107BCPZ is an integer-N PLL synthesizer only. It implements N = BP + A using 13-bit B and 6-bit A counters with dual-modulus prescaler, producing output frequencies spaced by fREFIN/R. Fractional-N capability is not present-no sigma-delta modulator, fractional divider, or dithering circuitry exists in the ADF4107BCPZ architecture per the functional block diagram and latch maps in the datasheet.
What are the valid prescaler modulus options for the ADF4107BCPZ?
The ADF4107BCPZ supports four programmable dual-modulus prescaler options: 8/9, 16/17, 32/33, and 64/65. These are selected via bits P1–P2 in the Function Latch (Figure 22, page 11). Each option determines the minimum step size and contiguous frequency coverage achievable for a given RF input-e.g., 64/65 enables finer resolution at high frequencies but requires lower prescaler output (<300 MHz) than 8/9.
Does the ADF4107BCPZ include an integrated VCO?
No, the ADF4107BCPZ does not include an integrated VCO. It is a PLL frequency synthesizer IC that requires an external voltage-controlled oscillator connected to the CP output and loop filter. The device provides the PFD, charge pump, programmable dividers, and interface logic-but relies on an external VCO for RF generation, as explicitly stated in the General Description: "A complete PLL can be implemented if the synthesizer is used with an external loop filter and VCO."
ADF4107BCPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS, TTL
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 7GHz
- Divider/Multiplier:
- No/No
- Voltage - Supply:
- 2.7V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-LFCSP (4x4)
ADF4107BCPZ FAQ
1.How can I place an order for ADF4107BCPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4107BCPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4107BCPZ reliable?
The price and inventory of ADF4107BCPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4107BCPZ is usually 5 days.
3.What payment methods are accepted for ADF4107BCPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4107BCPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4107BCPZ?
ADF4107BCPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4107BCPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4107BCPZ?
For technical support, including ADF4107BCPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4107BCPZ requirements.
6.How does Aetrix verify that ADF4107BCPZ is sourced from the original manufacturer or authorized distributors?
All ADF4107BCPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4107BCPZ meets industry standards.
7.What is the process for return or replacement of ADF4107BCPZ?
All ADF4107BCPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADF4107BCPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4107BCPZ part is unused and in its original packaging.
Return procedure for ADF4107BCPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4107BCPZ Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

