Analog Devices Inc. ADF4107BRU-REEL7
- Part No.:
- ADF4107BRU-REEL7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADF4107BRU-REEL7.pdf
- Description:
- IC CLK/FREQ SYNTH 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,745
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4107BRU-REEL7 from Analog Devices is a 7 GHz integer-N PLL frequency synthesizer IC used as a local oscillator in RF up/downconversion stages. It features dual-modulus prescaling (8/9 to 64/65), programmable charge pump current (625 µA–5 mA), 2.7–3.3 V supply, separate VP rail up to 5.5 V, and 3-wire serial interface. It enables high-frequency wireless transceivers requiring low phase noise and wide tuning range.
For engineers reviewing the ADF4107BRU-REEL7 datasheet, ADF4107BRU-REEL7 pinout, ADF4107BRU-REEL7 application, or ADF4107BRU-REEL7 equivalent, key selection criteria include RF input bandwidth (1–7 GHz), PFD frequency limit (104 MHz max), lock detect options (analog/digital), charge pump compliance voltage range (0.5 V to VP − 0.5 V), and TSSOP-16 package compatibility with industrial temperature range (−40°C to +85°C).
Technical Context
The ADF4107BRU-REEL7 implements a digital phase-frequency detector (PFD) with programmable antibacklash pulse width (1.3 ns, 2.9 ns, or 6.0 ns), precision charge pump with ±ICP output referenced to CPGND, and a 19-bit N-divider formed by cascaded 13-bit B and 6-bit A counters plus dual-modulus prescaler (P/P+1). Its architecture supports N = BP + A division with R-divider programmability from 1 to 16,383.
It operates with two independent power domains: AVDD/DVDD (2.7–3.3 V) for logic and analog core, and VP (≥AVDD, ≤5.5 V) for extended charge pump tuning voltage swing. The RF input stage accepts differential ac-coupled signals at RFINA/RFINB (±600 mV common-mode tolerance), while REFIN accepts CMOS/TTL-compatible square waves from 20–250 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Frequency | 1.0 GHz to 7.0 GHz - supports direct synthesis up to Ka-band without frequency doublers. |
| PFD Max Frequency | 104 MHz - sets upper bound on reference-to-VCO comparison rate and loop bandwidth design. |
| Charge Pump Current | 625 µA to 5 mA - adjustable via RSET (3.0–11 kΩ); determines loop filter gain and transient response. |
| Reference Input Range | 20 MHz to 250 MHz - allows flexible crystal oscillator or divider-based reference sourcing. |
| Phase Noise Floor | −223 dBc/Hz - normalized synthesizer noise floor; critical for adjacent-channel interference in dense RF systems. |
| Supply Voltage | AVDD/DVDD = 2.7–3.3 V; VP = AVDD to 5.5 V - enables 3 V system integration with 5 V VCO tuning headroom. |
| Operating Temperature | −40°C to +85°C - qualified for industrial-grade wireless infrastructure and instrumentation. |
Pinout & Package
TSSOP-16 package (RU suffix), 5 mm × 4.4 mm, 0.65 mm pitch, exposed pad connected to AGND per datasheet Figure 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RSET | Charge pump current setting | Resistor to CPGND sets ICP max; 5.1 kΩ yields 5 mA - directly scales loop filter component values. |
| CP | Charge pump output | Drives external loop filter; bidirectional ±ICP current source/sink - must be decoupled to CPGND. |
| CPGND | Charge pump ground return | Dedicated low-noise ground path for CP; isolated from DGND/AGND in layout - prevents digital noise injection. |
| RFINA / RFINB | Differential RF input | Accepts ac-coupled VCO output; 100 pF bypass required - enables 7 GHz operation with CML-level sensitivity. |
| REFIN | Reference clock input | CMOS/TTL-compatible; 100 kΩ input resistance, biased at VDD/2 - supports direct XO or divided clock connection. |
| CLK / DATA / LE | 3-wire serial interface | 24-bit shift register control; MSB-first, latched on LE rising edge - enables dynamic reprogramming of N/R/P registers. |
| MUXOUT | Multiplexed diagnostic output | Selectable lock detect, scaled RF, or scaled reference - used for real-time PLL status monitoring and debug. |
| CE | Chip enable | Active-low hardware power-down; places CP in three-state - reduces quiescent current to 10 µA. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-modulus prescaler | Programmable 8/9, 16/17, 32/33, or 64/65 - enables contiguous frequency coverage across wide bands without gaps. |
| Separate VP supply | Supports VP ≥ AVDD up to 5.5 V - extends VCO tuning voltage range beyond 3 V rails, improving frequency agility. |
| Programmable antibacklash pulse | Three widths (1.3 ns, 2.9 ns, 6.0 ns) set via ABP bits - eliminates PFD dead zone and suppresses reference spurs. |
| Analog + digital lock detect | Configurable via MUXOUT and LDP bit - provides flexible system-level synchronization verification with <15 ns phase error threshold. |
| Low-noise PFD + charge pump | 2.5% ICP accuracy, 2% sink/source matching - ensures stable loop dynamics and minimizes fractional-N-like jitter. |
Applications
| Wireless Base Station LO | Satellite Transceiver LO |
|---|---|
Use Scenario: Local oscillator generation for 2.5–3.8 GHz LTE/FDD base station transmitters. IC Role / Device Role / Timing Role: Integer-N PLL synthesizer providing stable, low-phase-noise RF carrier synchronized to 10 MHz network reference. Use Value: Eliminates need for frequency doublers; 7 GHz bandwidth supports direct upconversion, reducing bill-of-materials and board area. |
Use Scenario: LO synthesis in L-band (1.5 GHz) and S-band (2.4 GHz) satellite telemetry downconverters. IC Role / Device Role / Timing Role: High-reliability frequency reference generator with analog lock detect for radiation-tolerant receiver front-ends. Use Value: −223 dBc/Hz normalized phase noise floor ensures minimal adjacent-channel interference in narrowband satellite links. |
| Instrumentation Signal Source | Wireless LAN Test Equipment |
Use Scenario: Programmable RF source in benchtop spectrum analyzers and signal generators. IC Role / Device Role / Timing Role: Core frequency synthesis engine enabling fast hop-settling (<100 µs) and fine resolution (sub-kHz) via R/N programming. Use Value: 24-bit serial interface and latch-based register map allow deterministic, repeatable frequency configuration under microcontroller control. |
Use Scenario: LO generation for 5 GHz band (5.15–5.825 GHz) Wi-Fi 5/6 test fixtures and channel emulators. IC Role / Device Role / Timing Role: Wideband synthesizer supporting rapid channel switching and precise EVM-critical phase stability. Use Value: 6400 MHz phase noise of −76 dBc/Hz @ 1 kHz offset meets IEEE 802.11ac spectral mask requirements for high-throughput PHY validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PLL synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4153AACPZ-R7 | Higher max RF input (6.5 GHz vs. 7.0 GHz); integrated LDO; no separate VP pin. | Designed for lower-power portable radios; lacks extended tuning voltage headroom. | Choose ADF4153A when system-level power budget is constrained and VCO tuning range ≤3.3 V suffices. |
| HMC703LP4E | Fractional-N architecture; higher PFD frequency (150 MHz); no RSET pin - fixed 2.5 mA ICP. | Optimized for ultra-low spurious and sub-Hz resolution; requires external loop filter design expertise. | Choose HMC703LP4E when fractional division, finer frequency step size, or lower integrated jitter are mandatory. |
Compared with ADF4107BRU-REEL7, ADF4153A offers simplified power architecture but sacrifices VP-driven VCO headroom, while HMC703LP4E delivers superior spectral purity and resolution at the cost of increased design complexity and loss of charge pump programmability.
Availability
ADF4107BRU-REEL7 is available at Aetrix Electronics and suitable for wireless base stations, satellite communication terminals, RF instrumentation, and 5G test equipment requiring stable component supply across extended temperature and long production lifecycles.
Supply support for ADF4107BRU-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and RF ICs, headquartered in Wilmington, MA, with design centers worldwide and ISO 9001-certified manufacturing.
The ADF4107 belongs to Analog Devices' PLL frequency synthesizer product line, engineered specifically for high-frequency wireless infrastructure and test instrumentation demanding wide bandwidth, low phase noise, and robust programmability.
FAQ
What is the maximum RF input frequency supported by the ADF4107BRU-REEL7?
The ADF4107BRU-REEL7 supports RF input frequencies from 1.0 GHz to 7.0 GHz, as specified in the Rev. D datasheet Table 1. This 7 GHz bandwidth enables direct synthesis in Ka-band applications without requiring external frequency multipliers, simplifying RF front-end architecture and reducing component count in high-frequency wireless systems using the ADF4107BRU-REEL7.
Does the ADF4107BRU-REEL7 require an external loop filter?
Yes, the ADF4107BRU-REEL7 requires an external passive loop filter between the CP pin and the VCO tuning input. The charge pump outputs ±ICP current into this filter, which integrates the error signal to generate the VCO control voltage. Filter design depends on selected ICP (via RSET), desired loop bandwidth, and phase margin - no internal filtering is provided in the ADF4107BRU-REEL7.
Can the ADF4107BRU-REEL7 operate with a 5 V VCO tuning voltage?
Yes, the ADF4107BRU-REEL7 supports VP up to 5.5 V, allowing direct interfacing with VCOs requiring up to 5 V tuning range. With AVDD = 3.3 V and VP = 5 V, the charge pump maintains full ±ICP compliance over 0.5 V to VP − 0.5 V (i.e., 0.5–4.5 V), ensuring linear control and minimizing distortion in the ADF4107BRU-REEL7-based PLL.
How is lock detection implemented in the ADF4107BRU-REEL7?
The ADF4107BRU-REEL7 provides both analog and digital lock detect outputs via the MUXOUT pin. Digital lock detect asserts high after three (LDP = 0) or five (LDP = 1) consecutive PFD cycles with phase error <15 ns. Analog lock detect outputs narrow low-going pulses on lock - both modes are user-selectable and require no external components for basic use in the ADF4107BRU-REEL7.
What package type does the ADF4107BRU-REEL7 use?
The ADF4107BRU-REEL7 uses a 16-lead TSSOP package (RU suffix), 5 mm × 4.4 mm body size with 0.65 mm lead pitch and exposed thermal pad. This RoHS-compliant package is optimized for automated assembly and thermal performance in high-density RF PCB layouts, and is explicitly documented in the ADF4107BRU-REEL7 datasheet Figure 3 and Ordering Guide.
ADF4107BRU-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS, TTL
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 7GHz
- Divider/Multiplier:
- No/No
- Voltage - Supply:
- 2.7V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-TSSOP
ADF4107BRU-REEL7 FAQ
1.How can I place an order for ADF4107BRU-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4107BRU-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4107BRU-REEL7 reliable?
The price and inventory of ADF4107BRU-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4107BRU-REEL7 is usually 5 days.
3.What payment methods are accepted for ADF4107BRU-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4107BRU-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4107BRU-REEL7?
ADF4107BRU-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4107BRU-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4107BRU-REEL7?
For technical support, including ADF4107BRU-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4107BRU-REEL7 requirements.
6.How does Aetrix verify that ADF4107BRU-REEL7 is sourced from the original manufacturer or authorized distributors?
All ADF4107BRU-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4107BRU-REEL7 meets industry standards.
7.What is the process for return or replacement of ADF4107BRU-REEL7?
All ADF4107BRU-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADF4107BRU-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4107BRU-REEL7 part is unused and in its original packaging.
Return procedure for ADF4107BRU-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4107BRU-REEL7 Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

