Analog Devices Inc. ADF4107BRUZ-REEL
- Part No.:
- ADF4107BRUZ-REEL
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADF4107BRUZ-REEL.pdf
- Description:
- IC CLK/FREQ SYNTH 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,974
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4107BRUZ-REEL from Analog Devices is a 7.0 GHz bandwidth integer-N PLL frequency synthesizer designed for local oscillator generation in wireless transceivers. It integrates a low-noise phase frequency detector, precision charge pump, dual-modulus prescaler (8/9, 16/17, 32/33, 64/65), programmable A/B counters (6-bit/13-bit), and 14-bit reference divider. Operates from 2.7 V to 3.3 V with separate VP supply up to 5.5 V, enabling extended VCO tuning voltage in 3 V systems - used in LMDS base station transmitters and broadband wireless access equipment.
For engineers reviewing the ADF4107BRUZ-REEL datasheet, ADF4107BRUZ-REEL pinout, ADF4107BRUZ-REEL application, or ADF4107BRUZ-REEL equivalent, key selection criteria include RF input frequency range (1–7 GHz), PFD frequency capability (up to 104 MHz), charge pump current programmability (625 µA to 5 mA), lock detect options (analog/digital), and TSSOP-16 package compatibility with industrial temperature range (−40°C to +85°C).
Technical Context
The ADF4107BRUZ-REEL implements an N-divider architecture where N = BP + A, using a dual-modulus prescaler (P/P+1) and cascaded 13-bit B and 6-bit A counters. Its phase frequency detector features programmable antibacklash pulse width (1.3 ns, 2.9 ns, or 6.0 ns) to eliminate dead-zone-induced phase noise and reference spurs.
It supports three-state charge pump output, hardware/software power-down modes, and a 24-bit serial interface with LE/CLK/DATA control. MUXOUT provides selectable access to lock detect, scaled RF, or scaled reference signals - critical for real-time PLL diagnostics and system-level synchronization in instrumentation and satellite up/downconverters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Frequency | 1.0 GHz to 7.0 GHz - enables direct synthesis up to Ka-band without frequency doublers. |
| PFD Frequency Max | 104 MHz - supports high-resolution channel spacing and fast lock times in wideband systems. |
| Charge Pump Current | 625 µA to 5 mA (programmable) - allows optimization of loop filter dynamics and VCO tuning sensitivity. |
| Reference Input Range | 20 MHz to 250 MHz - accommodates crystal oscillators, TCXOs, and buffered clock sources. |
| Supply Voltage | AVDD/DVDD = 2.7 V to 3.3 V; VP = AVDD to 5.5 V - separates analog charge pump headroom from digital core, extending VCO tuning range. |
| Phase Noise Floor | −223 dBc/Hz - sets fundamental limit on in-band jitter and spectral purity for high-order QAM modems. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and outdoor wireless infrastructure deployment. |
Pinout & Package
TSSOP-16 package (4.4 mm × 5.0 mm, 0.65 mm pitch) with exposed pad connected to AGND per Figure 3 and Table 4. Pin functions validated per Analog Devices Rev. D datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RSET | Charge pump current setting | Resistor-to-ground sets ICP max (e.g., 5.1 kΩ → 5 mA); nominal voltage 0.66 V. |
| CP | Charge pump output | Drives external loop filter; ±ICP sourcing/sinking; requires low-impedance path to VCO tuning line. |
| RFINA / RFINB | Differential RF input | Accepts 1–7 GHz ac-coupled signal; RFINA is true input, RFINB complementary; ±600 mV common-mode tolerance. |
| REFIN | Reference clock input | CMOS/TTL-compatible; 20–250 MHz; internal 100 kΩ bias resistor; AC-coupled operation supported. |
| LE / CLK / DATA | 3-wire serial interface | 24-bit shift register loaded on LE rising edge; MSB-first; C2/C1 bits select R/A/B/function latches. |
| MUXOUT | Multiplexed diagnostic output | Selectable via M3/M2/M1: lock detect (analog/digital), scaled RF, or scaled REFIN - enables real-time PLL health monitoring. |
| CE | Chip enable | Active-low hardware power-down; places CP in high-impedance state and disables internal clocks. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-modulus prescaler | Software-selectable 8/9, 16/17, 32/33, or 64/65 - enables contiguous frequency coverage across 1–7 GHz band. |
| Programmable antibacklash pulse | Three widths (1.3 ns, 2.9 ns, 6.0 ns) - eliminates PFD dead zone, reducing reference spurs and close-in phase noise. |
| Separate VP supply | Supports VP ≥ AVDD up to 5.5 V - extends VCO tuning voltage beyond 3 V rail, critical for wide-range varactor-based oscillators. |
| Analog & digital lock detect | Digital LD: active-high, configurable 3- or 5-cycle lock criterion; analog LD: open-drain N-channel with external pull-up - supports both logic-level and analog monitoring. |
| Hardware/software power-down | CE pin enables instant hardware shutdown; F2 bit in function latch enables software-controlled low-power mode - reduces IDD to 10 µA typical. |
Applications
| LMDS Base Station Transmitter | Broadband Wireless Access |
|---|---|
Use Scenario: Local oscillator generation for 24–38 GHz upconversion in fixed wireless access base stations. IC Role / Device Role / Timing Role: Integer-N PLL synthesizer providing stable, low-phase-noise LO signal synchronized to 10 MHz network reference. Use Value: 7 GHz RF input capability eliminates need for frequency doublers; −223 dBc/Hz phase noise floor ensures <0.36° RMS jitter at 900 MHz - meets IEEE 802.16d EVM requirements. |
Use Scenario: Channel-select LO in point-to-multipoint WiMAX subscriber units operating at 3.5 GHz. IC Role / Device Role / Timing Role: Programmable N-divider generating precise carrier frequencies with 200 kHz PFD step resolution. Use Value: Dual-modulus prescaler (32/33) enables 100 kHz channel spacing; 3-wire interface simplifies microcontroller integration in cost-sensitive CPE designs. |
| Satellite Communication Uplink | Test & Measurement Instrumentation |
Use Scenario: LO source for L-band (1.2–1.7 GHz) and S-band (2.0–2.5 GHz) satellite uplink transponders. IC Role / Device Role / Timing Role: High-bandwidth PLL synthesizer driving external VCO with 5 V tuning range via VP = 5 V. Use Value: Separate VP supply enables full 0–5 V VCO tuning; −76 dBc/Hz phase noise at 6.4 GHz (1 kHz offset) maintains adjacent channel power ratio (ACPR) >65 dB. |
Use Scenario: Agile LO in spectrum analyzers and signal generators requiring rapid frequency hopping and low spurious content. IC Role / Device Role / Timing Role: Fast-locking integer-N synthesizer with digital lock detect for automated calibration sequences. Use Value: Programmable charge pump current (625 µA–5 mA) allows dynamic loop bandwidth adjustment; MUXOUT-sourced lock detect enables closed-loop sweep verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PLL synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4153AACPZ-R7 | Higher max PFD frequency (200 MHz vs. 104 MHz); integrated LDO; no separate VP pin. | Better suited for ultra-fast lock applications (e.g., radar pulse-Doppler); lacks extended VCO tuning headroom. | Choose ADF4153A when PFD > 104 MHz required and VP headroom is unnecessary; not drop-in due to different pinout and power architecture. |
| LMX2531LQ1700E/NOPB | Fractional-N architecture; integrated VCO; 1.8 V core supply; no RFIN differential input. | Enables sub-Hz frequency resolution and faster settling; limited to 1.7 GHz max output without external doubler. | Choose LMX2531 when fractional division and integrated VCO simplify BOM; unsuitable for 7 GHz direct RF input or industrial temp range. |
Compared with ADF4107BRUZ-REEL, ADF4153A offers higher PFD speed but sacrifices VP-based tuning extension, while LMX2531 trades RF input bandwidth and temperature rating for fractional-N flexibility and integration - selection depends on whether raw RF frequency coverage, VCO headroom, or frequency resolution dominates the design priority.
Availability
ADF4107BRUZ-REEL is available at Aetrix Electronics and suitable for broadband wireless access infrastructure, satellite communication uplinks, and test instrumentation requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for ADF4107BRUZ-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADF4107BRUZ-REEL belongs to Analog Devices' ADF4xxx PLL synthesizer product line, engineered specifically for high-frequency wireless infrastructure LO generation with emphasis on phase noise, RF bandwidth, and industrial reliability.
FAQ
What is the maximum RF input frequency supported by the ADF4107BRUZ-REEL?
The ADF4107BRUZ-REEL supports RF input frequencies from 1.0 GHz to 7.0 GHz, as specified in Table 1 of the Rev. D datasheet. This 7 GHz bandwidth enables direct synthesis in Ka-band applications without requiring external frequency multipliers, simplifying RF front-end architecture and reducing system cost and insertion loss.
Does the ADF4107BRUZ-REEL require an external loop filter?
Yes, the ADF4107BRUZ-REEL requires an external passive loop filter between the CP pin and the VCO tuning port. The charge pump outputs ±ICP current into this filter, which integrates the error signal to generate the VCO control voltage. Filter design must account for selected ICP value, PFD frequency, and desired loop bandwidth - no on-chip filtering is provided.
How does the separate VP supply improve VCO tuning range in the ADF4107BRUZ-REEL?
The ADF4107BRUZ-REEL's VP pin accepts 3.3 V to 5.5 V, independent of AVDD/DVDD (2.7–3.3 V). This allows the charge pump to drive the VCO tuning line up to 5 V even when the core operates at 3 V - directly extending usable varactor voltage range and enabling wider VCO frequency coverage without level-shifting circuitry.
Can the ADF4107BRUZ-REEL generate non-integer multiples of the reference frequency?
No, the ADF4107BRUZ-REEL is an integer-N PLL synthesizer only. Its N-divider implements N = BP + A using fixed-modulus prescalers and binary A/B counters. It does not support fractional-N division, delta-sigma modulation, or dithering - output frequency resolution is strictly fREFIN/R, where R is the 14-bit reference divider value.
What package type is used for the ADF4107BRUZ-REEL?
The ADF4107BRUZ-REEL is supplied in a 16-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch) with exposed thermal pad. Pin configuration matches Figure 3 in the Rev. D datasheet, and the exposed pad must be soldered to AGND for thermal and electrical performance compliance.
ADF4107BRUZ-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS, TTL
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 7GHz
- Divider/Multiplier:
- No/No
- Voltage - Supply:
- 2.7V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-TSSOP
ADF4107BRUZ-REEL FAQ
1.How can I place an order for ADF4107BRUZ-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4107BRUZ-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4107BRUZ-REEL reliable?
The price and inventory of ADF4107BRUZ-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4107BRUZ-REEL is usually 5 days.
3.What payment methods are accepted for ADF4107BRUZ-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4107BRUZ-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4107BRUZ-REEL?
ADF4107BRUZ-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4107BRUZ-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4107BRUZ-REEL?
For technical support, including ADF4107BRUZ-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4107BRUZ-REEL requirements.
6.How does Aetrix verify that ADF4107BRUZ-REEL is sourced from the original manufacturer or authorized distributors?
All ADF4107BRUZ-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4107BRUZ-REEL meets industry standards.
7.What is the process for return or replacement of ADF4107BRUZ-REEL?
All ADF4107BRUZ-REEL units undergo pre-shipment inspection (PSI). If there is an issue with ADF4107BRUZ-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4107BRUZ-REEL part is unused and in its original packaging.
Return procedure for ADF4107BRUZ-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4107BRUZ-REEL Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

