Analog Devices Inc. ADF4113BRUZ-REEL
- Part No.:
- ADF4113BRUZ-REEL
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADF4113BRUZ-REEL.pdf
- Description:
- IC CLK/FREQ SYNTH 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,186
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4113BRUZ-REEL from Analog Devices is a 4.0 GHz RF PLL frequency synthesizer IC used as a local oscillator in wireless transceivers. It features a dual-modulus prescaler (8/9, 16/17, 32/33, 64/65), programmable charge pump current up to 5 mA, 3-wire serial interface, and operates from 2.7 V to 5.5 V. It supports GSM, WCDMA, and wireless LAN base station up/downconversion.
For engineers reviewing the ADF4113BRUZ-REEL datasheet, ADF4113BRUZ-REEL pinout, ADF4113BRUZ-REEL application, or ADF4113BRUZ-REEL equivalent, key selection criteria include RF input frequency range (0.2–4.0 GHz), phase noise performance (−91 dBc/Hz @ 1 kHz offset, 900 MHz), lock detect capability, and TSSOP-16 package compatibility with industrial temperature operation (−40°C to +85°C).
Technical Context
The ADF4113BRUZ-REEL implements a digital phase-frequency detector (PFD) with precision charge pump, 14-bit R counter, 6-bit A counter, and 13-bit B counter driving a dual-modulus prescaler (P/P+1) to realize N = BP + A division. Its architecture enables fine frequency resolution and fast lock times in closed-loop PLL systems with external VCO and loop filter.
It supports separate VP supply (up to 6.0 V) for extended tuning voltage headroom in 3 V systems, programmable antibacklash pulse width, and dual lock detection (analog and digital). The 24-bit shift register accepts MSB-first serial data via CLK, DATA, and LE signals with 10 ns setup/hold timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max RF Input Frequency | 4.0 GHz - Enables direct synthesis for WCDMA and LTE bands without harmonic mixing. |
| Charge Pump Current | Programmable up to 5 mA - Sets loop filter gain and impacts PLL settling time and stability. |
| Phase Detector Max Freq | 55 MHz - Determines maximum PFD rate, directly affecting reference spurs and loop bandwidth design. |
| Supply Voltage Range | 2.7 V to 5.5 V - Supports single-supply operation across 3 V and 5 V system rails. |
| Operating Temperature | −40°C to +85°C - Qualified for industrial-grade wireless infrastructure and base station deployment. |
| Phase Noise (900 MHz) | −91 dBc/Hz @ 1 kHz offset - Critical for adjacent channel interference rejection in dense RF environments. |
| Reference Spurs | −100 dBc typical @ 200 kHz - Low spurious content reduces filtering burden on external VCO tuning line. |
Pinout & Package
TSSOP-16 package with exposed paddle (connected to AGND); RoHS-compliant, tape-and-reel format (REEL suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RSET | Charge pump current setting | Resistor to CPGND sets ICPmax; 4.7 kΩ yields 5 mA - enables precise loop filter optimization. |
| CP | Charge pump output | Drives external loop filter; ±ICP sourcing/sinking - forms control voltage for VCO tuning. |
| CPGND | Charge pump ground return | Dedicated low-noise ground path - isolates sensitive analog charge pump current from digital switching noise. |
| RFINA / RFINB | Differential RF input | Accepts ac-coupled VCO signal; 0.2–4.0 GHz range - requires 100 pF bypass on RFINB per layout guidelines. |
| REFIN | Reference clock input | CMOS input (5–104 MHz), biased at AVDD/2 - compatible with crystal oscillators or FPGA clocks. |
| CLK / DATA / LE | 3-wire serial interface | 24-bit shift register control - enables dynamic reprogramming of N, R, and prescaler values in-system. |
| CE | Chip enable | Active-low power-down control - places CP in high-Z state and disables internal logic to reduce quiescent current to 1 µA. |
| MUXOUT | Multiplexed diagnostic output | Selectable lock detect, scaled RF, or scaled REFIN - simplifies system-level PLL status monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Separate VP supply | Allows 6 V tuning voltage headroom in 3 V systems - extends VCO frequency coverage without level-shifting. |
| Programmable prescaler | Supports 8/9, 16/17, 32/33, 64/65 ratios - enables optimal N-divider selection across wide RF bands. |
| Analog + digital lock detect | Provides redundant PLL lock verification - improves system reliability in mission-critical radio links. |
| Antibacklash pulse width control | Reduces reference spurs by minimizing PFD dead zone - critical for meeting spectral mask requirements. |
| Low power sleep mode | 1 µA typical quiescent current - enables rapid wake-up while minimizing standby power in battery-assisted infrastructure. |
Applications
| Base Station Transmitter LO | Wireless Handset Front-End |
|---|---|
Use Scenario: Generating local oscillator signal for upconversion in GSM/WCDMA macrocell base station transmitters. IC Role / Device Role / Timing Role: PLL synthesizer providing stable, low-phase-noise 1.9–2.2 GHz LO with fast frequency agility for multi-carrier operation. Use Value: −91 dBc/Hz phase noise at 1 kHz offset ensures ACLR > 65 dB, meeting 3GPP TS 25.104 spectral purity requirements. | Use Scenario: Local oscillator generation in dual-band WCDMA/GSM handset RF transceivers. IC Role / Device Role / Timing Role: Frequency synthesizer delivering programmable LOs for TX/RX paths with integrated lock detection. Use Value: 3-wire interface and CE pin enable seamless integration into space-constrained handset PMIC-controlled power sequencing. |
| Wireless LAN Access Point | Communications Test Equipment |
Use Scenario: Synthesizing 5.15–5.825 GHz LO for IEEE 802.11a/n/ac access point radios. IC Role / Device Role / Timing Role: High-frequency PLL core supporting fractional-N-like agility via integer-N architecture with fast lock. Use Value: 4.0 GHz max RF input allows direct 5 GHz band synthesis with minimal external components and no doubler stage. | Use Scenario: Programmable LO source in vector signal analyzers and RF signal generators. IC Role / Device Role / Timing Role: Precision frequency reference generator with low spurious output and repeatable lock behavior. Use Value: −100 dBc reference spurs and <400 µs typical lock time support automated test sequences requiring rapid frequency hopping. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF PLL synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4153BRUZ | Higher max RF input (6.0 GHz), integrated LDO, lower phase noise floor (−222 dBc/Hz), but requires 1.8 V DVDD. | Targeted at newer 5G FR1 and mmWave front-ends where higher frequency and tighter phase noise are required. | Choose ADF4153BRUZ when upgrading to 6 GHz operation or needing integrated power regulation; verify DVDD compatibility. |
| LMX2531LQ1770E/NOPB | Integrated VCO, 1.77 GHz max output, fractional-N architecture, SPI interface, no separate VP pin. | Suitable for compact, self-contained LO modules where board space is constrained and VCO integration is preferred. | Choose LMX2531LQ1770E/NOPB for simplified layout and reduced BOM count in cost-sensitive consumer radios. |
Compared with ADF4113BRUZ-REEL, ADF4153BRUZ offers higher frequency and lower noise but demands stricter supply sequencing, while LMX2531LQ1770E/NOPB trades external VCO flexibility for integration-making ADF4113BRUZ-REEL optimal for high-performance, discrete-VCO wireless infrastructure designs.
Availability
ADF4113BRUZ-REEL is available at Aetrix Electronics and suitable for wireless base stations, communications test equipment, and CATV infrastructure requiring stable component supply, long-term lifecycle support, and industrial temperature grade assurance.
Supply support for ADF4113BRUZ-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving industrial, communications, and automotive markets with precision signal processing solutions.
The ADF411x family was designed specifically for high-frequency integer-N PLL applications in wireless infrastructure, emphasizing low phase noise, flexible prescaling, and robust lock detection for mission-critical RF systems.
FAQ
What is the maximum RF input frequency supported by the ADF4113BRUZ-REEL?
The ADF4113BRUZ-REEL supports an RF input frequency range of 0.2 GHz to 4.0 GHz at −5 dBm input level. This upper limit is confirmed in the Rev. F datasheet Table 1 under "RF CHARACTERISTICS (5 V)" for ADF4113. Operation beyond 4.0 GHz is not specified and may result in degraded sensitivity or phase noise performance. The ADF4113BRUZ-REEL achieves this using a high-speed prescaler and optimized RF input stage with 130 V/µs slew rate requirement for frequencies below 0.2 GHz.
Does the ADF4113BRUZ-REEL require an external loop filter?
Yes, the ADF4113BRUZ-REEL requires an external passive loop filter between the CP pin and the VCO tuning input. The IC provides only the PFD, charge pump, and dividers; it does not integrate a loop filter or VCO. Designers must select resistor and capacitor values based on desired loop bandwidth, phase margin, and reference spur suppression - typically using third-order passive topologies. The ADF4113BRUZ-REEL's programmable charge pump current (via RSET) directly determines filter component scaling.
What package type is used for the ADF4113BRUZ-REEL?
The ADF4113BRUZ-REEL uses a 16-lead TSSOP package (JEDEC MO-153) with an exposed thermal pad. Pin configuration matches Figure 3 in the Rev. F datasheet. The "RUZ" suffix denotes RoHS-compliant TSSOP, and "REEL" indicates tape-and-reel packaging. This package supports standard surface-mount assembly and requires the exposed paddle to be soldered to AGND for optimal thermal and electrical performance.
How does the ADF4113BRUZ-REEL handle power-down functionality?
The ADF4113BRUZ-REEL implements hardware power-down via the CE (chip enable) pin: a logic low forces the device into sleep mode with 1 µA typical quiescent current and places the CP output in high-impedance state. Software power-down is also available via Bit F2 in Register 3. Both modes disable internal clocks and counters while preserving register contents. The ADF4113BRUZ-REEL resumes full operation within microseconds after CE returns high, provided the power supplies remain active.
Can the ADF4113BRUZ-REEL generate frequencies below 200 MHz?
Yes, the ADF4113BRUZ-REEL can synthesize frequencies as low as 0.2 GHz (200 MHz), but operation below that requires attention to slew rate: the datasheet mandates >130 V/µs for frequencies below 0.2 GHz to ensure reliable prescaler triggering. At lower frequencies, users must verify input signal edge speed - often requiring a buffer amplifier - and confirm phase noise and spurious performance meet system requirements, as these parameters are not characterized below 200 MHz in the official specifications.
ADF4113BRUZ-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS, TTL
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 4GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-TSSOP
ADF4113BRUZ-REEL FAQ
1.How can I place an order for ADF4113BRUZ-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4113BRUZ-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4113BRUZ-REEL reliable?
The price and inventory of ADF4113BRUZ-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4113BRUZ-REEL is usually 5 days.
3.What payment methods are accepted for ADF4113BRUZ-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4113BRUZ-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4113BRUZ-REEL?
ADF4113BRUZ-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4113BRUZ-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4113BRUZ-REEL?
For technical support, including ADF4113BRUZ-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4113BRUZ-REEL requirements.
6.How does Aetrix verify that ADF4113BRUZ-REEL is sourced from the original manufacturer or authorized distributors?
All ADF4113BRUZ-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4113BRUZ-REEL meets industry standards.
7.What is the process for return or replacement of ADF4113BRUZ-REEL?
All ADF4113BRUZ-REEL units undergo pre-shipment inspection (PSI). If there is an issue with ADF4113BRUZ-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4113BRUZ-REEL part is unused and in its original packaging.
Return procedure for ADF4113BRUZ-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4113BRUZ-REEL Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

