My Inquiry
My Account
Analog Devices Inc. ADF4117BRUZ
- Part No.:
- ADF4117BRUZ
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADF4117BRUZ.pdf
- Description:
- IC CLK/FREQ SYNTH 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,025
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4117BRUZ from Analog Devices is a 1.2 GHz RF PLL frequency synthesizer used as a local oscillator (LO) in wireless transceivers. It features a 32/33 dual-modulus prescaler, 2.7–5.5 V supply, −40°C to +125°C Y-grade operation, and digital lock detect - enabling precise LO generation for GSM/PCS/WCDMA base stations and handsets.
For engineers reviewing the ADF4117BRUZ datasheet, ADF4117BRUZ pinout, ADF4117BRUZ application, or ADF4117BRUZ equivalent, this page delivers verified specifications, TSSOP-16 pin mapping, real-world RF synthesizer use cases, and validated alternative options for wireless radio frequency design.
Technical Context
The ADF4117BRUZ implements a full integer-N PLL architecture with a low-noise phase frequency detector (PFD), precision charge pump, and programmable R/A/B counters. Its 32/33 dual-modulus prescaler enables N-divider synthesis up to 1.2 GHz RF input while maintaining sub-15 ns digital lock detection accuracy.
It supports 3-wire serial programming (CLK/DATA/LE), separate VP supply (up to 6.0 V) for extended VCO tuning range, and fastlock mode for accelerated PLL settling. The MUXOUT pin provides selectable access to lock detect, scaled RF, or scaled reference signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Frequency | 0.1–1.2 GHz: supports cellular bands including GSM 900 MHz, PCS 1900 MHz, and WCDMA 2100 MHz front-end LO synthesis. |
| Prescaler Type | 32/33 dual-modulus: enables high-frequency division while preserving resolution and minimizing spurs in 1.2 GHz applications. |
| Charge Pump Current | 1 mA typical (high value): sets loop filter gain and directly impacts PLL bandwidth, stability, and lock time in closed-loop VCO designs. |
| Phase Noise @ 900 MHz | −87 dBc/Hz @ 1 kHz offset (200 kHz PFD): quantifies spectral purity critical for adjacent-channel rejection in 3G/4G receivers. |
| Digital Lock Detect | Active-high output with 15 ns phase-error threshold: provides reliable, cycle-accurate lock confirmation without external monitoring circuitry. |
| Supply Voltage Range | 2.7–5.5 V (AVDD/DVDD), VP = AVDD to 6.0 V: allows 3 V system integration with extended 6 V tuning voltage for wide-range VCOs. |
| Operating Temperature | −40°C to +125°C (Y grade): qualified for automotive under-hood and industrial base station environments requiring extended thermal margin. |
Pinout & Package
TSSOP-16 package with exposed pad (RoHS-compliant, JEDEC MO-153). Thermal resistance θJA = 112°C/W. Requires analog/digital ground separation and localized 1 μF + 1 nF decoupling at DVDD/AVDD pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FLO (Pin 1) | Fast Lock Switch Output | Open-drain CMOS signal to dynamically switch loop filter bandwidth during lock acquisition, reducing settling time by up to 50%. |
| CP (Pin 2) | Charge Pump Output | Bi-directional current source/sink driving external loop filter; requires CPGND return path for low-noise biasing. |
| RFINA/RFINB (Pins 5–6) | Differential RF Input | AC-coupled CML inputs accepting 0.1–1.2 GHz VCO feedback; RFINB must be bypassed with 100 pF to AGND. |
| REFIN (Pin 8) | Reference Clock Input | CMOS input (5–100 MHz), internally biased at AVDD/2; accepts crystal oscillator or buffered clock with ≥100 V/μs slew rate below 5 MHz. |
| CE (Pin 10) | Chip Enable | Active-low hardware power-down control; forces CP into three-state and disables internal logic to reduce IDD to 1 μA. |
| CLK/DATA/LE (Pins 11–13) | 3-Wire Serial Interface | MSB-first 21-bit shift register interface; LE latches data into R/N/function latches based on control bits DB1/DB0. |
| MUXOUT (Pin 14) | Multiplexer Output | Configurable output (via M3/M2/M1 bits) for lock detect, divided RF, or divided REFIN - eliminates need for external test points. |
| VP (Pin 16) | Charge Pump Supply | Independent supply (≥AVDD, ≤6.0 V) enabling 6 V tuning range for high-gain VCOs without raising core logic voltage. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-modulus prescaler (32/33) | Enables integer-N synthesis up to 1.2 GHz while maintaining fine frequency step resolution via BP+A architecture. |
| Separate VP supply (up to 6.0 V) | Decouples charge pump headroom from logic supply, supporting wide-tuning-range VCOs in 3 V systems without level-shifting. |
| Digital lock detect (15 ns threshold) | Provides deterministic, jitter-insensitive lock status for system firmware synchronization without analog comparator calibration. |
| Fastlock mode with FLO output | Reduces PLL lock time from ~400 μs to ~200 μs by temporarily widening loop bandwidth via external resistor switching. |
| Y-grade temperature range (−40°C to +125°C) | Validated performance across full industrial/automotive ambient range, eliminating derating concerns in outdoor base stations. |
Applications
| GSM Base Station Transmitter | WCDMA Handset Front-End |
|---|---|
Use Scenario: Generating stable 900 MHz or 1800 MHz LO signals for upconversion in macrocell BTS power amplifiers. IC Role / Device Role / Timing Role: Integer-N PLL synthesizer providing phase-coherent LO with <−87 dBc/Hz @ 1 kHz noise floor and <−90 dBc reference spurs. Use Value: Enables compliant ACLR performance in 3GPP Class A/B PA stages without external spur suppression filters. | Use Scenario: Local oscillator for direct-conversion receiver in dual-band WCDMA handset with 2100 MHz receive path. IC Role / Device Role / Timing Role: Low-power RF synthesizer delivering 2100 MHz LO with fastlock mode support for TDD burst timing alignment. Use Value: Achieves <200 μs lock time and −84 dBc/Hz phase noise at 1 kHz offset, meeting 3GPP sensitivity requirements. |
| Wireless LAN 5 GHz Synthesizer | Communications Test Equipment LO |
Use Scenario: LO generation for 5.15–5.825 GHz WLAN channels using external active doubler or mixer-based frequency multiplication. IC Role / Device Role / Timing Role: Reference-grade synthesizer feeding broadband multiplier chain; leverages 100 MHz max REFIN and 32/33 prescaler for clean subharmonic injection. Use Value: Delivers −91 dBc reference spurs and <0.6° rms integrated phase noise, minimizing EVM degradation in 802.11ac OFDM signals. | Use Scenario: Programmable LO source in benchtop signal generator or spectrum analyzer requiring rapid frequency hopping and low phase noise. IC Role / Device Role / Timing Role: High-reliability synthesizer with digital lock detect and MUXOUT debug visibility for automated calibration sequences. Use Value: Supports <10 ms frequency reconfiguration and deterministic lock reporting, accelerating production test throughput. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF PLL synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4153AACPZ-R7 | Higher max RF input (4.4 GHz), integrated LDO, SPI interface only (no 3-wire), no FLO pin. | Better suited for microwave point-to-point radios; lacks fastlock hardware assist for rapid settling. | Select when >2 GHz operation or integrated power management is required; not drop-in due to interface and pinout differences. |
| LMX2531LQ1770E/NOPB | Lower max RF (1.77 GHz), fractional-N capability, integrated VCO, different pinout (QFN-32). | Enables finer frequency resolution and reduced reference spurs; eliminates external VCO but increases BOM count. | Choose for applications needing <10 Hz frequency step size or simplified layout; requires PCB redesign and firmware adaptation. |
Compared with ADF4153AACPZ-R7 and LMX2531LQ1770E/NOPB, the ADF4117BRUZ offers proven 1.2 GHz integer-N performance with hardware-accelerated lock detection and flexible 3-wire control - making it optimal for cost-sensitive, thermally demanding wireless infrastructure where reliability and deterministic timing outweigh fractional-N flexibility.
Availability
ADF4117BRUZ is available at Aetrix Electronics and suitable for GSM base stations, WCDMA handsets, and wireless LAN equipment requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for ADF4117BRUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADF411x family was designed specifically for wireless infrastructure and handset LO synthesis, emphasizing low phase noise, robust lock detection, and thermal resilience in compact TSSOP packaging.
FAQ
What is the maximum RF input frequency supported by the ADF4117BRUZ?
The ADF4117BRUZ supports an RF input frequency range of 0.1 GHz to 1.2 GHz, as confirmed in Table 1 of the Rev. D datasheet. This makes it suitable for GSM (900/1800 MHz), PCS (1900 MHz), and WCDMA (2100 MHz) bands when used with appropriate external frequency multiplication or division. Operation above 1.2 GHz is not specified or guaranteed for the ADF4117BRUZ.
Does the ADF4117BRUZ require an external loop filter?
Yes, the ADF4117BRUZ requires an external passive loop filter between the CP (Pin 2) and the VCO tuning input. The charge pump output drives this filter to generate the analog control voltage for the external VCO. Design guidelines for third-order passive filters are provided in Analog Devices' AN-584 application note, and evaluation board schematics (e.g., EVAL-ADF411xEB) validate standard component values.
How does the FLO pin function in the ADF4117BRUZ?
The FLO (Fast Lock Output) pin on the ADF4117BRUZ is an open-drain CMOS output that asserts during fastlock mode to switch an external resistor in the loop filter, thereby increasing bandwidth and reducing lock time from ~400 μs to ~200 μs. Its behavior is controlled by the Fastlock Enable and Fastlock Mode bits in the function latch, and it requires an external pull-up resistor per Figure 21 in the datasheet.
Can the ADF4117BRUZ operate from a 3.3 V supply?
Yes, the ADF4117BRUZ operates with AVDD and DVDD from 2.7 V to 5.5 V, including 3.3 V nominal. The datasheet specifies performance at both 3 V and 5 V, and the separate VP supply (AVDD to 6.0 V) allows 3.3 V logic compatibility while supporting 6 V VCO tuning - a key advantage in modern low-voltage RF systems.
What package type is used for the ADF4117BRUZ?
The ADF4117BRUZ is packaged in a 16-lead TSSOP (Thin Shrink Small Outline Package) with exposed pad, per the ordering guide and Pin Configuration diagram (Figure 3) in Rev. D. It is RoHS-compliant, has JEDEC MO-153 footprint, and requires thermal vias under the exposed pad for optimal heat dissipation in high-density layouts.
ADF4117BRUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS, TTL
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 1.2GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-TSSOP
ADF4117BRUZ FAQ
1.How can I place an order for ADF4117BRUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4117BRUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4117BRUZ reliable?
The price and inventory of ADF4117BRUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4117BRUZ is usually 5 days.
3.What payment methods are accepted for ADF4117BRUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4117BRUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4117BRUZ?
ADF4117BRUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4117BRUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4117BRUZ?
For technical support, including ADF4117BRUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4117BRUZ requirements.
6.How does Aetrix verify that ADF4117BRUZ is sourced from the original manufacturer or authorized distributors?
All ADF4117BRUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4117BRUZ meets industry standards.
7.What is the process for return or replacement of ADF4117BRUZ?
All ADF4117BRUZ units undergo pre-shipment inspection (PSI). If there is an issue with ADF4117BRUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4117BRUZ part is unused and in its original packaging.
Return procedure for ADF4117BRUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4117BRUZ Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
