Analog Devices Inc. ADF4355-2BCPZ-RL7
- Part No.:
- ADF4355-2BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADF4355-2BCPZ-RL7.pdf
- Description:
- IC FANOUT DIST 32LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4355-2BCPZ-RL7 from Analog Devices is a microwave wideband fractional-N/integer-N PLL frequency synthesizer with integrated VCO, supporting RF output from 54 MHz to 4400 MHz, 38-bit frequency resolution, and programmable divide-by-1/2/4/8/16/32/64 outputs. It operates with 3.3 V analog/digital supplies and 5 V charge pump/VCO supplies, and is used in wireless infrastructure base stations for W-CDMA, WiMAX, and GSM frequency planning.
For engineers reviewing the ADF4355-2BCPZ-RL7 datasheet, ADF4355-2BCPZ-RL7 pinout, ADF4355-2BCPZ-RL7 application, or ADF4355-2BCPZ-RL7 equivalent, key selection criteria include VCO fundamental range (3400–6800 MHz), phase noise floor (−223 dBc/Hz normalized for integer mode), RF output mute capability, 3-wire serial interface timing (50 MHz max CLK), and dual RF output pairs (RFOUTA±/RFOUTB±) with independent power control.
Technical Context
The ADF4355-2BCPZ-RL7 implements a fully integrated PLL architecture with a third-order fractional interpolator, dual-modulus prescaler (4/5 or 8/9), and on-chip VCO core operating from 3400 MHz to 6800 MHz. Its RF output stage supports two differential outputs with programmable power levels and hardware/software-controlled mute via PDBRF pin or register bit DB4/DB5.
It features separate analog (AVDD), digital (DVDD), RF (VRF), charge pump (VP), and VCO (VVCO) supply domains, with strict voltage matching requirements (AVDD = DVDD = VRF; VP = VVCO). Lock detection is provided via both analog and digital paths routed through the MUXOUT multiplexer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Output Frequency Range | 54 MHz to 4400 MHz - covers entire UHF/microwave bands for cellular, point-to-point, and test equipment applications. |
| VCO Fundamental Frequency | 3400 MHz to 6800 MHz - enables high-frequency synthesis without external multipliers; divided outputs extend low-end coverage. |
| Fractional Resolution | 38-bit modulus - achieves sub-Hz frequency step size for precise channel spacing in narrowband systems. |
| Phase Noise Floor (Integer Mode) | −223 dBc/Hz - normalized in-band noise floor enabling low-jitter clock generation (<150 fs RMS jitter). |
| Supply Voltages | AVDD/DVDD/VRF = 3.15–3.45 V; VP/VVCO = 4.75–5.25 V - requires dual-rail PCB layout with dedicated decoupling per domain. |
| Interface | 3-wire SPI (CLK/DATA/LE) - supports up to 50 MHz clock rate; LE pulse width ≥20 ns or 2/fPFD, whichever is longer. |
| Output Configuration | Dual differential RF outputs (RFOUTA±, RFOUTB±) - each independently programmable for power level and mute state. |
Pinout & Package
The ADF4355-2BCPZ-RL7 is housed in a 32-lead LFCSP (5 mm × 5 mm, 0.5 mm pitch) with exposed thermal pad requiring connection to AGND. Pin functions are validated per Analog Devices Rev. C datasheet Figure 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK, DATA, LE | 3-wire serial interface inputs | CMOS-compatible control bus; timing-critical (t1–t7 defined in Table 2); LE latches 32-bit register data selected by LSBs. |
| RFOUTA+, RFOUTA− RFOUTB+, RFOUTB− | Differential RF output pairs | Programmable output power (8 dBm @1 GHz, 3 dBm @4.4 GHz); PDBRF pin or register bits enable hardware/software mute. |
| VTUNE | VCO tuning input | 9 pF input capacitance; driven by external loop filter connected to CPOUT; sets instantaneous VCO frequency. |
| CPOUT, CPGND | Charge pump output and return | Delivers ±ICP (0.3–4.8 mA) to loop filter; VP must equal VVCO (4.75–5.25 V) and be decoupled locally. |
| REFINA, REFINB | Differential reference input | Accepts 10–600 MHz LVDS/LVPECL; internal bias at 2.1 V; single-ended mode also supported with AVDD/2 bias. |
| MUXOUT | Multiplexed diagnostic output | Selectable source: digital lock detect, analog lock detect, scaled RF, or scaled reference - enables real-time PLL status monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VCO with 3400–6800 MHz range | Eliminates external VCO design complexity and board space; supports direct synthesis up to X-band. |
| Programmable RF output division (÷1/2/4/8/16/32/64) | Enables flexible frequency planning across multiple bands while maintaining optimal VCO operating point. |
| Dual independent RF output stages | Allows simultaneous generation of two distinct frequencies or redundant signal paths with independent power control. |
| Analog + digital lock detect with MUXOUT routing | Provides system-level PLL status visibility without additional test points; supports fail-safe monitoring in critical links. |
| Hardware RF mute via PDBRF pin | Enables fast, deterministic RF shutdown (e.g., during handover or fault conditions) independent of register writes. |
Applications
| Wireless Infrastructure Base Station | Point-to-Point Microwave Radio |
|---|---|
Use Scenario: Generating local oscillator signals for up/down-conversion in macrocell BTS supporting W-CDMA, TD-SCDMA, and LTE bands. IC Role / Device Role / Timing Role: Primary wideband synthesizer providing agile LO injection with <20 kHz channel spacing and fast lock time (<100 µs for 250 MHz jump). Use Value: Enables single-chip LO generation across 700 MHz–3.8 GHz bands, reducing component count and calibration overhead versus discrete PLL+VCO solutions. |
Use Scenario: Providing stable, low-phase-noise carrier synthesis in licensed 6–42 GHz E-band backhaul radios. IC Role / Device Role / Timing Role: Fractional-N synthesizer driving mixer LO ports with integrated VCO eliminating external tuning elements. Use Value: Delivers −135 dBc/Hz phase noise at 1 MHz offset (5 GHz carrier), meeting stringent EVM requirements for 1024-QAM modulation. |
| Satellite VSAT Terminal | RF Test Equipment Signal Generator |
Use Scenario: Generating L-band (950–2150 MHz) and S-band (2.0–2.7 GHz) downconvert LOs in receive-only VSAT modems. IC Role / Device Role / Timing Role: Dual-output synthesizer supplying independent LOs to RF and IF mixers with synchronized mute control. Use Value: Reduces bill-of-materials by replacing two discrete synthesizers; RFOUTB± mute capability enables seamless band switching without spurious transients. |
Use Scenario: Serving as core frequency engine in benchtop signal generators requiring rapid frequency hopping and ultra-low phase noise. IC Role / Device Role / Timing Role: High-resolution synthesizer generating calibrated CW and modulated RF outputs with <1 Hz frequency resolution. Use Value: Achieves 150 fs RMS jitter (1 kHz–20 MHz) and −80 dBc PFD spurs, meeting spectral purity requirements for receiver sensitivity testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar wideband synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC830LP6GE | Wider VCO range (2.2–12.4 GHz), no integrated dividers below ÷2; requires external divider for sub-1 GHz outputs. | Better suited for Ka-band systems; lacks native 54 MHz low-end support without external circuitry. | Choose when >6 GHz operation is required and board space allows external division. |
| ADF4371BCPZ | Higher integration: includes integrated loop filter DAC, SPI FIFO, and enhanced spur suppression; 62–8000 MHz RF output. | Targeted at next-gen test equipment and radar; higher cost and larger package (40-lead LFCSP). | Choose for new designs needing reduced external components and superior fractional spur performance. |
Compared with HMC830LP6GE and ADF4371BCPZ, the ADF4355-2BCPZ-RL7 offers optimal balance of wideband coverage (54 MHz–4400 MHz), integrated ÷1/2/4/8/16/32/64 outputs, and proven deployment in wireless infrastructure-making it ideal for cost-sensitive, high-volume base station and microwave link designs where full 8 GHz range is unnecessary.
Availability
ADF4355-2BCPZ-RL7 is available at Aetrix Electronics and suitable for wireless infrastructure base stations, point-to-point microwave radios, and RF test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADF4355-2BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving communications, industrial, and instrumentation markets with precision signal processing solutions.
The ADF4355-2BCPZ-RL7 belongs to Analog Devices' ADF435x family of integrated wideband synthesizers, designed specifically for wireless infrastructure, microwave backhaul, and test equipment demanding low phase noise, wide frequency coverage, and flexible output configuration.
FAQ
What is the minimum RF output frequency supported by the ADF4355-2BCPZ-RL7?
The ADF4355-2BCPZ-RL7 supports an RF output frequency as low as 53.125 MHz, achieved by dividing its 3400–6800 MHz fundamental VCO output using the programmable ÷64 divider. This enables direct synthesis in VHF and UHF bands without external frequency translation stages, making the ADF4355-2BCPZ-RL7 suitable for legacy wireless standards and broadband instrumentation.
Does the ADF4355-2BCPZ-RL7 require external loop filter components?
Yes, the ADF4355-2BCPZ-RL7 requires an external passive loop filter between CPOUT and VTUNE to stabilize the PLL. The charge pump output (CPOUT) drives this filter, whose transfer function determines loop bandwidth, phase margin, and transient response. Analog Devices provides ADIsimPLL design tool support and reference schematics for optimizing filter topology based on target PFD frequency and VCO gain.
How is RF output power controlled on the ADF4355-2BCPZ-RL7?
RF output power on the ADF4355-2BCPZ-RL7 is controlled via register bits DB4 and DB5 in Register 6, selecting one of four programmable power levels (16/20/42/55 mA per output stage). Power varies from 8 dBm at 1 GHz to 3 dBm at 4.4 GHz, with ±1 dB variation over temperature and ±3 dB variation across the full frequency band - all verified on the EV-ADF4355-2SD1Z evaluation board.
Can the ADF4355-2BCPZ-RL7 generate two independent frequencies simultaneously?
Yes, the ADF4355-2BCPZ-RL7 can generate two independent frequencies simultaneously using its dual differential RF outputs: RFOUTA± and RFOUTB±. Each output pair has independent division ratio selection (÷1/2/4/8/16/32/64) and programmable power level, enabling concurrent LO generation for I/Q upconversion or dual-band operation without external splitters or synthesizers.
What is the purpose of the MUXOUT pin on the ADF4355-2BCPZ-RL7?
The MUXOUT pin on the ADF4355-2BCPZ-RL7 is a configurable diagnostic output that can route any of four internal signals: digital lock detect, analog lock detect, scaled RF output, or scaled reference frequency. This allows real-time PLL status monitoring, loop performance validation, or synchronization with external logic - all without requiring additional test equipment or probing sensitive RF nodes.
ADF4355-2BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Fanout Distribution, Fractional N, Integer N, Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:2
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 4.4GHz
- Divider/Multiplier:
- Yes/Yes
- Voltage - Supply:
- 3.15V ~ 3.45V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-LFCSP (5x5)
ADF4355-2BCPZ-RL7 FAQ
1.How can I place an order for ADF4355-2BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4355-2BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4355-2BCPZ-RL7 reliable?
The price and inventory of ADF4355-2BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4355-2BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADF4355-2BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4355-2BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4355-2BCPZ-RL7?
ADF4355-2BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4355-2BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4355-2BCPZ-RL7?
For technical support, including ADF4355-2BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4355-2BCPZ-RL7 requirements.
6.How does Aetrix verify that ADF4355-2BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADF4355-2BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4355-2BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADF4355-2BCPZ-RL7?
All ADF4355-2BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADF4355-2BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4355-2BCPZ-RL7 part is unused and in its original packaging.
Return procedure for ADF4355-2BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4355-2BCPZ-RL7 Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

