Analog Devices Inc. ADF4355-3BCPZ-RL7
- Part No.:
- ADF4355-3BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADF4355-3BCPZ-RL7.pdf
- Description:
- IC FANOUT DIST 32LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,846
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4355-3BCPZ-RL7 from Analog Devices is a microwave wideband fractional-N/integer-N PLL frequency synthesizer with integrated VCO, supporting RF output from 51.5625 MHz to 6600 MHz. It features 38-bit frequency resolution, programmable output division (÷1/2/4/8/16/32/64), 3.3 V single-supply operation, and 1.8 V logic compatibility. Used in wireless infrastructure base stations for W-CDMA and WiMAX carrier generation.
For engineers reviewing the ADF4355-3BCPZ-RL7 datasheet, ADF4355-3BCPZ-RL7 pinout, ADF4355-3BCPZ-RL7 application, or ADF4355-3BCPZ-RL7 equivalent, key selection criteria include VCO fundamental range (3300–6600 MHz), normalized in-band phase noise floor (−223 dBc/Hz integer mode), integrated RMS jitter (200 fs), RF output mute capability, and 3-wire SPI interface timing compliance up to 50 MHz.
Technical Context
The ADF4355-3BCPZ-RL7 implements a third-order fractional interpolator with dual-modulus prescaler (4/5 or 8/9) and supports both analog and digital lock detection. Its RF N-divider uses INT/FRAC1/FRAC2/MOD2 registers to achieve sub-Hz frequency resolution without residual error.
Phase noise performance is optimized via programmable charge pump current (0.3–4.8 mA), VCO sensitivity (63 MHz/V), and independent power domains: AVDD/DVDD/VRF/VP/VVCO all at 3.3 V ±4.5%, with dedicated ground pins (AGND, CPGND, AGNDVCO, AGNDRF, SDGND) to minimize coupling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Output Frequency | 51.5625 MHz to 6600 MHz - covers L/S/C/X/Ku bands; enables single-chip coverage from cellular to microwave links. |
| VCO Fundamental Range | 3300 MHz to 6600 MHz - defines core tuning band; lower frequencies achieved via on-chip ÷2 to ÷64 dividers. |
| Fractional Resolution | 38-bit modulus - enables <1 Hz step size at high frequencies; eliminates fractional spur accumulation in narrow-channel systems. |
| Integrated RMS Jitter | 200 fs - measured over 1 kHz–20 MHz offset; suitable for high-speed serial clocking and RF sampling clocks. |
| Phase Noise Floor (Integer) | −223 dBc/Hz - normalized value used to calculate in-band phase noise as −223 + 10log(fPFD) + 20logN. |
| Charge Pump Current | 0.3 mA to 4.8 mA - set by external RSET = 5.1 kΩ; allows loop filter optimization for lock time vs. spurs trade-off. |
| Supply Voltage | 3.3 V ±4.5% across AVDD, DVDD, VRF, VP, VVCO - requires tight regulation; VRF and DVDD must use separate regulators for spurious suppression. |
Pinout & Package
ADF4355-3BCPZ-RL7 uses a 32-lead 5 mm × 5 mm LFCSP package with exposed thermal pad (EP), RoHS-compliant and moisture-sensitive level 3. Pin mapping follows standard Analog Devices BCPZ layout with dedicated analog/digital/VCO/RF ground returns.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK, DATA, LE | 3-wire SPI interface inputs | Enable register programming at up to 50 MHz; LE pulse width ≥20 ns or 2/fPFD, whichever is longer. |
| RFOUTA+/RFOUTA− | Differential RF output (primary) | Programmable output power (3–8 dBm); supports fundamental or divided VCO signal; muted via PDBRF or software. |
| RFOUTB+/RFOUTB− | Differential RF output (auxiliary) | Independent programmable output stage; can be powered off to reduce current draw (13–41 mA depending on configuration). |
| VTUNE | VCO tuning voltage input | 7 pF input capacitance; accepts filtered charge pump output; determines instantaneous VCO frequency. |
| REFINA/REFINB | Differential reference input | Accepts 10–600 MHz LVDS/LVPECL; internal bias at 2.1 V; single-ended mode also supported with AVDD/2 bias. |
| PDBRF | Hardware RF mute control | Logic-low assertion disables RF outputs while preserving VCO and PLL state; complements software mute command. |
Key Features
| Feature | Design Value |
|---|---|
| Wideband RF synthesis | 51.5625 MHz–6600 MHz coverage with single device eliminates need for multiple synthesizers in multi-band radios. |
| Low-noise integrated VCO | −153 dBc/Hz at 10 MHz offset (3.3 GHz carrier); flicker noise modeled for accurate ADIsimPLL™ simulation. |
| Dual-output architecture | Independent RFOUTA and RFOUTB stages allow simultaneous generation of two frequency-agile signals (e.g., LO + clock). |
| Flexible power management | Hardware/software power-down modes draw ≤1950 µA; RF mute reduces output stage current without affecting PLL lock. |
| Robust lock detection | Analog and digital lock detect outputs available via MUXOUT pin; configurable for system-level fault monitoring. |
Applications
| Wireless Infrastructure Base Station | Point-to-Point Microwave Radio |
|---|---|
Use Scenario: Generating carrier LOs for W-CDMA, TD-SCDMA, and WiMAX transceivers operating across 1.8–3.8 GHz bands. IC Role / Device Role / Timing Role: Primary fractional-N synthesizer providing agile, low-jitter LO with channel spacing down to 20 kHz. Use Value: Eliminates external VCO and loop filter components; 38-bit resolution ensures zero-frequency-error channel tuning per 3GPP requirements. |
Use Scenario: Providing stable local oscillator signals for 6–42 GHz E-band and V-band backhaul radios. IC Role / Device Role / Timing Role: Wideband synthesizer generating 5–12 GHz IF or direct RF LOs with fast lock time (<100 µs for 100 MHz jump). Use Value: Integrated VCO avoids discrete VCO calibration; programmable divide-by-2/4/8 enables harmonic mixing architectures without external dividers. |
| Satellite VSAT Terminal | Test & Measurement Instrumentation |
Use Scenario: Frequency synthesis for Ku-band (10.7–12.75 GHz) LNB downconverters and upconverters in mobile satellite terminals. IC Role / Device Role / Timing Role: Integer-N synthesizer driving mixer LO with ultra-low close-in phase noise for high SNR reception. Use Value: −223 dBc/Hz normalized integer-mode phase noise floor minimizes reciprocal mixing; 3.3 V supply simplifies power architecture. |
Use Scenario: Agile clock source in vector signal analyzers and arbitrary waveform generators requiring sub-Hz frequency resolution. IC Role / Device Role / Timing Role: Low-jitter RF synthesizer generating precise stimulus tones from 50 MHz to 6.6 GHz with programmable output power. Use Value: 200 fs integrated RMS jitter meets IEEE 1149.6 AC-JTAG and high-speed ADC clocking requirements; mute function enables clean signal gating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4355-2BCPZ-RL7 | Same architecture but supports 35–4400 MHz RF output (lower max frequency); VCO range 2200–4400 MHz. | Better suited for sub-4 GHz applications where extended upper band not required; lower power consumption at mid-band. | Select when system operates below 4.4 GHz and cost-sensitive; retains identical pinout and register map. |
| LMS7002M RFIC | Integrated transceiver (dual Tx/Rx, 300 MHz–3.8 GHz); includes synthesizers, mixers, filters, and ADCs/DACs - not a standalone synthesizer. | Used in SDR platforms requiring full transceiver functionality; lacks ADF4355-3BCPZ-RL7's 6.6 GHz coverage and ultra-low phase noise. | Choose only if system requires integrated RF front-end; not a drop-in replacement due to functional scope and pinout mismatch. |
Compared with ADF4355-2BCPZ-RL7, the ADF4355-3BCPZ-RL7 extends usable RF bandwidth by 50% (to 6600 MHz) at the cost of higher VCO current (52–70 mA vs. 45–65 mA); versus LMS7002M, it delivers superior phase noise and frequency agility but requires external signal chain components.
Availability
ADF4355-3BCPZ-RL7 is available at Aetrix Electronics and suitable for wireless infrastructure, point-to-point microwave links, and test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADF4355-3BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADF4355-3BCPZ-RL7 belongs to Analog Devices' ADF435x family of wideband PLL synthesizers designed specifically for microwave and millimeter-wave signal generation in infrastructure and instrumentation applications.
FAQ
What is the maximum RF output frequency supported by the ADF4355-3BCPZ-RL7?
The ADF4355-3BCPZ-RL7 supports an RF output frequency range of 51.5625 MHz to 6600 MHz. This upper limit is achieved using the fundamental VCO output (3300–6600 MHz) without division. The device achieves full coverage via on-chip ÷1/2/4/8/16/32/64 dividers, making the ADF4355-3BCPZ-RL7 suitable for Ka-band applications up to 6.6 GHz.
Does the ADF4355-3BCPZ-RL7 require external loop filter components?
Yes, the ADF4355-3BCPZ-RL7 requires an external passive loop filter between CPOUT and VTUNE to stabilize the PLL. The charge pump output (CPOUT) drives this filter, whose design depends on target loop bandwidth, phase margin, and reference spur suppression. Analog Devices provides ADIsimPLL™ for automated filter synthesis and performance prediction specific to the ADF4355-3BCPZ-RL7.
Can the ADF4355-3BCPZ-RL7 generate two independent RF outputs simultaneously?
Yes, the ADF4355-3BCPZ-RL7 provides two fully independent differential RF outputs: RFOUTA± and RFOUTB±. Each output stage is programmable for power level and can be muted separately via PDBRF pin or register control. This enables concurrent generation of distinct LO signals - for example, one for upconversion and another for downconversion - without external splitters or amplifiers.
What is the significance of the −223 dBc/Hz normalized phase noise floor specification for the ADF4355-3BCPZ-RL7?
The −223 dBc/Hz value is the normalized in-band phase noise floor for integer-N operation. It serves as the baseline for calculating actual in-band phase noise using the formula: −223 + 10log(fPFD) + 20logN. This metric directly impacts EVM in modulated systems and reciprocal mixing in receivers. The ADF4355-3BCPZ-RL7 achieves this performance via optimized charge pump matching and low-noise VCO core design.
How does the ADF4355-3BCPZ-RL7 handle reference input signals?
The ADF4355-3BCPZ-RL7 accepts both single-ended (REFINA only, biased at AVDD/2) and differential (REFINA/REFINB, biased at 2.1 V) reference inputs up to 600 MHz. Input mode is selected via Register 4 Bit DB9. Internal ECL-to-CMOS conversion ensures robust clock recovery, and the reference doubler (enabled in Register 4 Bit DB26) extends low-frequency support to 100 MHz with doubled input.
ADF4355-3BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Fanout Distribution, Fractional N, Integer N, Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:3
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 6.6GHz
- Divider/Multiplier:
- Yes/Yes
- Voltage - Supply:
- 3.15V ~ 3.45V
- Operating Temperature:
- -40°C ~ 105°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-LFCSP (5x5)
ADF4355-3BCPZ-RL7 FAQ
1.How can I place an order for ADF4355-3BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4355-3BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4355-3BCPZ-RL7 reliable?
The price and inventory of ADF4355-3BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4355-3BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADF4355-3BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4355-3BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4355-3BCPZ-RL7?
ADF4355-3BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4355-3BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4355-3BCPZ-RL7?
For technical support, including ADF4355-3BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4355-3BCPZ-RL7 requirements.
6.How does Aetrix verify that ADF4355-3BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADF4355-3BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4355-3BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADF4355-3BCPZ-RL7?
All ADF4355-3BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADF4355-3BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4355-3BCPZ-RL7 part is unused and in its original packaging.
Return procedure for ADF4355-3BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4355-3BCPZ-RL7 Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

