Analog Devices Inc. ADF4355BCPZ-RL7
- Part No.:
- ADF4355BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADF4355BCPZ-RL7.pdf
- Description:
- IC FANOUT DIST 32LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4355BCPZ-RL7 from Analog Devices is a microwave wideband fractional-N/integer-N PLL frequency synthesizer with integrated VCO, supporting RF output from 54 MHz to 6800 MHz. It features 38-bit frequency resolution, programmable output dividers (÷1/2/4/8/16/32/64), and dual-mode lock detection. Used in wireless infrastructure base stations for W-CDMA and WiMAX local oscillator generation.
For engineers reviewing the ADF4355BCPZ-RL7 datasheet, ADF4355BCPZ-RL7 pinout, ADF4355BCPZ-RL7 application, or ADF4355BCPZ-RL7 equivalent, key selection criteria include VCO frequency range (3400–6800 MHz), phase noise performance (−138 dBc/Hz @ 1 MHz offset, 3.4 GHz carrier), 3-wire SPI interface timing (50 MHz max CLK), and dual RF outputs (RFOUTA±/RFOUTB±) with independent mute control.
Technical Context
The ADF4355BCPZ-RL7 implements a third-order fractional interpolator with 38-bit modulus for ultra-fine frequency resolution and low in-band phase noise (−221 dBc/Hz normalized floor). Its dual-modulus prescaler (4/5 or 8/9) enables wide N-divider range while maintaining PFD frequencies up to 125 MHz.
It integrates a high-linearity VCO core with KV = 15 MHz/V and open-loop pushing/pulling of ≤15 MHz/V and ≤0.5 MHz respectively. Output stages support independent power programming and hardware/software RF mute via PDBRF pin and register control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Output Range | 54 MHz to 6800 MHz - covers sub-GHz to C-band; supports direct synthesis without external multipliers in most microwave links. |
| VCO Fundamental Range | 3400 MHz to 6800 MHz - enables high-frequency LO generation with minimal division-induced phase noise degradation. |
| Phase Noise Floor | −221 dBc/Hz (fractional mode) - sets benchmark for in-band jitter; translates to ~150 fs RMS jitter (1 kHz–20 MHz). |
| Output Divider Ratios | ÷1, ÷2, ÷4, ÷8, ÷16, ÷32, ÷64 - allows flexible frequency scaling while preserving spectral purity across bands. |
| Charge Pump Current | 0.3 mA to 4.8 mA (RSET = 5.1 kΩ) - adjustable loop filter gain for optimized lock time vs. noise trade-off. |
| Supply Voltages | Analog/Digital: 3.15–3.45 V; VCO/Charge Pump: 4.75–5.25 V - requires dual-rail PCB design with strict decoupling per supply domain. |
| Interface | 3-wire SPI (CLK/DATA/LE), 50 MHz max - compatible with FPGA/CPLD controllers; LE pulse width ≥20 ns or 2/fPFD. |
Pinout & Package
The ADF4355BCPZ-RL7 is housed in a 32-lead LFCSP (5 mm × 5 mm, 0.5 mm pitch) with exposed thermal pad requiring connection to AGND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK, DATA, LE | 3-wire serial interface inputs | CMOS-compatible control bus; timing-critical-t1 (LE setup) ≥10 ns, t7 (LE pulse) ≥20 ns or 2/fPFD. |
| RFOUTA+, RFOUTA− | Differential primary RF output | Fundamental or divided VCO signal; programmable output power; requires 50 Ω termination and matching network. |
| RFOUTB+, RFOUTB− | Differential auxiliary RF output | Independent output path; can be muted separately; supports dual-LO architectures or redundancy. |
| VTUNE | VCO tuning voltage input | 9 pF input capacitance; connects to loop filter output; sensitive to noise-requires low-impedance, filtered trace. |
| PDBRF | Hardware RF mute control | Active-low pin mutes both RF outputs simultaneously; complements software-controlled mute register bit. |
| RSET | Charge pump current bias | 5.1 kΩ to GND sets ICP = 4.8 mA (high) or 0.3 mA (low); resistor tolerance directly impacts loop gain accuracy. |
| VP, VVCO | VCO and charge pump power supplies | Must be identical (4.75–5.25 V); require dedicated low-ESR decoupling near pins to suppress supply-induced phase noise. |
| AGNDVCO, AGNDRF, CPGND | Isolated ground returns | Separate ground domains prevent coupling between VCO, RF output, and charge pump circuits-critical for spurious suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VCO with 3400–6800 MHz range | Eliminates external VCO design complexity and layout sensitivity; reduces bill-of-materials and calibration effort. |
| 38-bit fractional-N modulus resolution | Enables channel spacing down to sub-Hz levels-essential for narrowband comms and test equipment frequency agility. |
| Dual RF outputs with independent mute | Supports simultaneous dual-band LO generation or hot-swap redundancy without external switches or amplifiers. |
| Programmable output divider (÷1 to ÷64) | Preserves phase noise integrity at lower frequencies by minimizing division ratio; avoids cascaded divider noise accumulation. |
| Analog + digital lock detect | Provides redundant, real-time PLL status monitoring-enables fast fault recovery in mission-critical wireless infrastructure. |
Applications
| Wireless Infrastructure Base Stations | Point-to-Point Microwave Radios |
|---|---|
|
Use Scenario: Generating local oscillator signals for W-CDMA, TD-SCDMA, and WiMAX transceivers in macrocell BTS. IC Role / Device Role / Timing Role: Primary frequency synthesizer providing tunable, low-jitter LO for up/down-conversion stages. Use Value: −138 dBc/Hz phase noise @ 1 MHz offset ensures EVM compliance; dual RF outputs enable MIMO antenna LO distribution. |
Use Scenario: Providing stable, agile LO for 6–42 GHz E-band and V-band backhaul radios. IC Role / Device Role / Timing Role: Wideband microwave synthesizer driving mixer cores in high-data-rate modems. Use Value: 54–6800 MHz coverage eliminates need for band-switching VCOs; 150 fs RMS jitter meets 10G+ Ethernet sync requirements. |
| Satellite Communication Terminals | RF Test & Measurement Equipment |
|
Use Scenario: Frequency synthesis in VSAT outdoor units for Ka-band uplink/downlink LO generation. IC Role / Device Role / Timing Role: Low-phase-noise synthesizer locked to ultra-stable OCXO reference for Doppler-tolerant operation. Use Value: Integrated VCO eliminates external tuning varactor drift; −155 dBc/Hz @ 10 MHz offset minimizes reciprocal mixing in LNA front-ends. |
Use Scenario: Agile signal source in vector signal analyzers and arbitrary waveform generators. IC Role / Device Role / Timing Role: Programmable RF generator with sub-Hz resolution for stimulus/response testing. Use Value: 38-bit modulus enables precise channel spacing simulation; fast lock time (<200 µs for 250 MHz jump) accelerates automated test sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar frequency synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4356BCPZ-RL7 | Extended RF range (54 MHz–8100 MHz); higher VCO max (7200–8100 MHz); same pinout and register map. | Better suited for X-band radar and 5G FR2 (24–47 GHz) upconversion where >6.8 GHz VCO output is required. | Select ADF4356BCPZ-RL7 only if target frequency exceeds 6800 MHz; otherwise ADF4355BCPZ-RL7 offers optimal cost/performance balance. |
| LMS8001-SYNTH | Integrated RF transceiver synthesizer; lower max frequency (3.8 GHz); no standalone VCO; 24-bit N-divider. | Targeted at SDR platforms with integrated DAC/ADC; lacks dual RF outputs and wideband VCO autonomy. | Choose LMS8001-SYNTH only in full transceiver SoC designs; ADF4355BCPZ-RL7 remains preferred for discrete, high-performance LO subsystems. |
Compared with ADF4356BCPZ-RL7, the ADF4355BCPZ-RL7 trades 1.3 GHz upper-frequency margin for proven stability in 6 GHz-class infrastructure deployments; versus LMS8001-SYNTH, it delivers standalone synthesizer flexibility, wider bandwidth, and superior phase noise-critical for carrier-grade wireless systems.
Availability
ADF4355BCPZ-RL7 is available at Aetrix Electronics and suitable for wireless infrastructure, point-to-point microwave links, and satellite communication terminals requiring stable component supply across extended temperature ranges (−40°C to +85°C).
Supply support for ADF4355BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADF4355BCPZ-RL7 belongs to Analog Devices' ADF435x family of microwave PLL synthesizers, engineered specifically for carrier-grade wireless infrastructure and test equipment demanding ultra-low phase noise and wideband agility.
FAQ
What is the maximum RF output frequency supported by the ADF4355BCPZ-RL7?
The ADF4355BCPZ-RL7 supports an RF output frequency range of 54 MHz to 6800 MHz. This is achieved using its integrated VCO (3400–6800 MHz fundamental) followed by programmable dividers (÷1 to ÷64). At 6800 MHz, the device operates in fundamental VCO mode with ÷1 output; lower frequencies use division without external components. Performance data confirms −22 dBc third harmonic at 4.4 GHz and −12 dBc at divided outputs.
Does the ADF4355BCPZ-RL7 support both fractional-N and integer-N PLL modes?
Yes, the ADF4355BCPZ-RL7 natively supports both fractional-N and integer-N PLL operation. Its third-order fractional interpolator enables fine frequency resolution (sub-Hz steps) with normalized in-band phase noise floors of −221 dBc/Hz (fractional) and −223 dBc/Hz (integer). Mode selection is register-controlled; integer mode reduces fractional spurs but sacrifices resolution-ideal for fixed-frequency LOs in broadcast or radar.
How is RF output muting implemented on the ADF4355BCPZ-RL7?
The ADF4355BCPZ-RL7 provides dual RF mute capability: hardware control via the PDBRF pin (active-low) and software control via register bit. Both paths independently disable RFOUTA± and RFOUTB± outputs, reducing residual signal to −60 dBm (at 1 GHz) or −30 dBm (at 4.4 GHz). This feature enables fast TDD switching, power-saving sleep cycles, and isolation during calibration-without disrupting PLL lock state.
What are the power supply requirements for the ADF4355BCPZ-RL7?
The ADF4355BCPZ-RL7 requires three distinct supply domains: analog/digital core (AVDD/DVDD/VRF = 3.15–3.45 V), charge pump (VP = 4.75–5.25 V), and VCO (VVCO = 4.75–5.25 V). VP must equal VVCO. Each domain needs dedicated low-ESR decoupling (e.g., 100 nF + 10 nF ceramics) placed within 2 mm of respective pins. Grounds (AGND, CPGND, AGNDVCO, AGNDRF, SDGND) must be isolated on PCB and joined only at a single star point.
Can the ADF4355BCPZ-RL7 generate two independent RF outputs simultaneously?
Yes, the ADF4355BCPZ-RL7 provides two fully independent differential RF outputs: RFOUTA± and RFOUTB±. Each supports the full 54–6800 MHz range via internal dividers and has separate output power programming and mute control. They share the same VCO core but drive separate output stages-enabling dual-LO architectures (e.g., I/Q upconversion), diversity receivers, or redundant signal paths without external splitters or amplifiers.
ADF4355BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Fanout Distribution, Fractional N, Integer N, Clock/Frequency Synthesizer (RF)
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:2
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 6.8GHz
- Divider/Multiplier:
- Yes/Yes
- Voltage - Supply:
- 3.15V ~ 3.45V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-LFCSP (5x5)
ADF4355BCPZ-RL7 FAQ
1.How can I place an order for ADF4355BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4355BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4355BCPZ-RL7 reliable?
The price and inventory of ADF4355BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4355BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADF4355BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4355BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4355BCPZ-RL7?
ADF4355BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4355BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4355BCPZ-RL7?
For technical support, including ADF4355BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4355BCPZ-RL7 requirements.
6.How does Aetrix verify that ADF4355BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADF4355BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4355BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADF4355BCPZ-RL7?
All ADF4355BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADF4355BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4355BCPZ-RL7 part is unused and in its original packaging.
Return procedure for ADF4355BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4355BCPZ-RL7 Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

