Analog Devices Inc. ADF4360-0BCPZ
- Part No.:
- ADF4360-0BCPZ
- Manufacturer:
- Analog Devices Inc.
- Package:
- 24-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADF4360-0BCPZ.pdf
- Description:
- IC FANOUT DIST 24LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4360-0BCPZ from Analog Devices is an integrated integer-N PLL frequency synthesizer with on-chip VCO, designed for RF local oscillator generation in 2.4–2.725 GHz systems. It delivers programmable RF output power (−13 to −6.5 dBm), supports 3-wire serial control, and features analog/digital lock detect, hardware/software power-down, and divide-by-2 mode for 1.2–1.36 GHz operation.
For engineers reviewing the ADF4360-0BCPZ datasheet, ADF4360-0BCPZ pinout, ADF4360-0BCPZ application, or ADF4360-0BCPZ equivalent, key selection criteria include VCO tuning range (1.25–2.50 V), phase noise (−111 dBc/Hz @ 100 kHz offset), lock time (250 µs), PFD frequency support up to 8 MHz, and dual-modulus prescaler (16/17 or 32/33) configuration.
Technical Context
The ADF4360-0BCPZ implements a fully integrated PLL architecture with a 13-bit B counter, 5-bit A counter, and 14-bit R counter driving a dual-modulus prescaler (16/17 or 32/33). Its VCO uses eight overlapping frequency bands with automatic band selection at power-up or N-latch update, ensuring stable lock across 2400–2725 MHz.
Control is executed via a 24-bit 3-wire serial interface (CLK/DATA/LE), supporting latch-selectable programming of R, N (A/B), and control registers. The charge pump current (ICP) is set by an external RSET resistor (nominal 4.7 kΩ → 2.5 mA), and loop filter design must accommodate VTUNE voltage range (1.25–2.50 V) and VCO sensitivity (56 MHz/V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency Range | 2400–2725 MHz fundamental; 1200–1360 MHz when DIV2 enabled - defines usable LO band for GSM/PCS/WCDMA front-ends. |
| VCO Sensitivity (KV) | 56 MHz/V typical - determines loop filter component scaling and phase noise contribution. |
| Phase Noise @ 100 kHz | −111 dBc/Hz typical - critical for adjacent channel rejection in wireless handsets and test equipment. |
| Lock Time | 250 µs typical to within 10 Hz - enables fast frequency hopping in DECT and WCDMA TDD modes. |
| Charge Pump Current | 2.5 mA typical with RSET = 4.7 kΩ - sets loop gain and impacts reference spur suppression and stability margin. |
| Supply Voltage | 3.0–3.6 V for AVDD/DVDD/VVCO - requires single-rail LDO with tight regulation and separate analog/digital decoupling. |
| Logic Compatibility | 1.8 V input threshold - allows direct interfacing with low-voltage microcontrollers without level shifters. |
Pinout & Package
ADF4360-0BCPZ is housed in a 24-lead LFCSP (4 mm × 4 mm × 0.85 mm) with exposed thermal pad. Pin 0 (EP) must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFOUTA / RFOUTB | Differential VCO output pair | Provides complementary RF outputs; each programmable from −13 to −6.5 dBm; used for balanced mixer drive or single-ended output with 50 Ω termination. |
| VTUNE | VCO tuning voltage input | Accepts filtered CP output (1.25–2.50 V range); directly controls VCO frequency; sensitive to noise coupling. |
| CP | Charge pump output | Sinks/sources ±ICP to external loop filter; requires low-ESR ceramic decoupling at CPGND to minimize spurs. |
| REFIN | Reference clock input | CMOS-compatible 10/250 MHz input; dc-coupled for f < 10 MHz; ac-coupled above; internal 100 kΩ bias. |
| CLK / DATA / LE | 3-wire serial interface | 24-bit MSB-first load; timing-critical (t1 ≥ 20 ns setup); LE rising edge latches data into selected register (R/N/control). |
| CE | Chip enable | Active-low global power-down; places charge pump in three-state and disables VCO core - reduces quiescent current to 7 µA. |
| MUXOUT | Multiplexed diagnostic output | Selectable between digital lock detect, N-divider output, R-divider output, or analog open-drain lock detect - enables real-time lock monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VCO with auto-band select | Eight overlapping VCO bands eliminate manual calibration; band selection completes in five PFD cycles, enabling reliable startup and relock. |
| Programmable output power | Four discrete levels (−13/−11/−8.5/−6.5 dBm) controlled by PL1/PL2 bits - optimizes RF stage current (3.5–11 mA) for EIRP and power efficiency trade-offs. |
| Mute-till-lock detect (MTLD) | RF output stage remains disabled until digital lock detect asserts - prevents spurious emissions during acquisition in certified wireless modules. |
| Dual-modulus prescaler | Software-selectable 16/17 or 32/33 division - extends N-divider range while maintaining integer-N simplicity and minimizing fractional spurs. |
| Analog + digital lock detect | Digital LD active-high with configurable cycle count (3 or 5); analog LD open-drain N-channel - supports both logic-level monitoring and analog filtering for noisy environments. |
Applications
| Wireless Handset LO Generation | Test Equipment Local Oscillator |
|---|---|
Use Scenario: Generating tunable LO signals for upconversion in GSM/PCS/DCS/WCDMA transceivers operating at 2.4–2.7 GHz. IC Role / Device Role / Timing Role: Integer-N synthesizer providing stable, low-phase-noise RF carrier synchronized to baseband clock. Use Value: −111 dBc/Hz phase noise at 100 kHz offset ensures >60 dB ACLR in WCDMA; 250 µs lock time supports fast TDD slot switching. | Use Scenario: Serving as agile LO source in vector signal analyzers and RF synthesizers requiring rapid frequency stepping and low spurious content. IC Role / Device Role / Timing Role: Fully integrated PLL+VCO replacing discrete synthesizer modules to reduce board area and calibration complexity. Use Value: −75 dBc reference spurs and −145 dBc/Hz far-out phase noise meet spectral purity requirements for 802.11ac and 5G NR test setups. |
| Wireless LAN Transceiver LO | CATV Upconverter LO |
Use Scenario: Providing channel-selectable LO for 2.4 GHz and 5 GHz ISM band WLAN radios (802.11b/g/n) with DFS compliance. IC Role / Device Role / Timing Role: Frequency synthesizer generating precise, low-jitter LO for direct-conversion or zero-IF receiver architectures. Use Value: Programmable 3-dB output steps allow dynamic adjustment to match mixer IP3 vs. noise figure trade-off; 1.8 V logic compatibility simplifies MCU interface. | Use Scenario: Acting as stable LO in cable TV upstream modulators (5–42 MHz) and downstream upconverters (54–1002 MHz) requiring high reliability. IC Role / Device Role / Timing Role: Fixed-frequency or swept LO generator with mute-till-lock to prevent out-of-band emission during channel change. Use Value: Hardware power-down mode (7 µA) enables energy-efficient standby; robust ESD rating (>1 kV) withstands field service handling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integer-N synthesizer with integrated VCO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4360-2BCPZ | Center frequency 3.2 GHz (2.9–3.5 GHz output); same architecture, pinout, and interface. | Targets PCS-1900, WiMAX, and 3.3 GHz ISM bands instead of 2.6 GHz cellular. | Select ADF4360-2BCPZ when system LO requirement exceeds 2.725 GHz; no PCB changes required. |
| LMX2531LQ1770E/NOPB | Lower power (3.5 mA AIDD), wider tuning (1.7–2.2 GHz), but lacks divide-by-2 option and has higher phase noise (−102 dBc/Hz @ 100 kHz). | Better suited for battery-powered handhelds where power dominates over phase noise; not drop-in compatible due to different pinout and register map. | Choose LMX2531LQ1770E/NOPB only if 2.4–2.7 GHz coverage is sufficient and sub-100 µA sleep current is mandatory. |
Compared with ADF4360-2BCPZ, the ADF4360-0BCPZ offers optimal phase noise and lock time for 2.6 GHz LTE bands, while the LMX2531LQ1770E/NOPB trades performance for ultra-low power - making ADF4360-0BCPZ the preferred choice for infrastructure-grade wireless test and handset reference designs.
Availability
ADF4360-0BCPZ is available at Aetrix Electronics and suitable for wireless handset development, RF test equipment manufacturing, and CATV infrastructure projects requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for ADF4360-0BCPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADF4360 family was engineered specifically for compact, low-cost, high-reliability RF synthesizer solutions in wireless infrastructure and portable devices - emphasizing integration, low phase noise, and ease of system-level validation.
FAQ
What is the maximum reference input frequency supported by the ADF4360-0BCPZ?
The ADF4360-0BCPZ supports a maximum REFIN frequency of 250 MHz under specified conditions. However, for frequencies below 10 MHz, dc-coupled CMOS square wave input is required with slew rate >21 V/µs; above 10 MHz, ac-coupling is recommended. The R counter divides this input to generate the PFD frequency, which must not exceed 8 MHz for stable operation.
How does the ADF4360-0BCPZ achieve low phase noise performance?
The ADF4360-0BCPZ achieves −111 dBc/Hz phase noise at 100 kHz offset through its optimized VCO core with eight overlapping frequency bands, linearized ICP × KV product, and low-noise charge pump design. The integrated VCO's 56 MHz/V sensitivity and careful layout isolation between analog and digital sections minimize close-in and broadband noise contributions - verified on the EV-ADF4360-0EB1Z evaluation board.
Can the ADF4360-0BCPZ operate with a 1.8 V digital interface while powered from a 3.3 V supply?
Yes, the ADF4360-0BCPZ supports 1.8 V logic compatibility on all digital inputs (CLK, DATA, LE, CE, MUXOUT) while operating from 3.0–3.6 V AVDD/DVDD/VVCO supplies. Input high voltage (VINH) is specified at 1.5 V minimum, and input low voltage (VINL) at 0.6 V maximum - allowing direct connection to 1.8 V microcontrollers without level-shifting circuitry.
What is the function of the MUXOUT pin on the ADF4360-0BCPZ?
The MUXOUT pin on the ADF4360-0BCPZ provides access to internal diagnostic signals via a 3-bit programmable multiplexer (M3/M2/M1 in the function latch). It can output digital lock detect (active high), N-divider output, R-divider output, DVDD, analog lock detect (open-drain), or serial data output - enabling real-time verification of PLL lock status and internal divider operation without intrusive probing.
Does the ADF4360-0BCPZ require external loop filter components?
Yes, the ADF4360-0BCPZ requires an external passive loop filter connected between the CP pin and VTUNE pin. The filter topology (typically third-order passive) must be designed based on the selected PFD frequency, desired loop bandwidth (e.g., 10 kHz), charge pump current (set by RSET), and VCO sensitivity (56 MHz/V). Component values directly impact lock time, phase margin, and reference spur suppression.
ADF4360-0BCPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Fanout Distribution, Integer N Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS, TTL
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:2
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 2.725GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-LFCSP (4x4)
ADF4360-0BCPZ FAQ
1.How can I place an order for ADF4360-0BCPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4360-0BCPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4360-0BCPZ reliable?
The price and inventory of ADF4360-0BCPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4360-0BCPZ is usually 5 days.
3.What payment methods are accepted for ADF4360-0BCPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4360-0BCPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4360-0BCPZ?
ADF4360-0BCPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4360-0BCPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4360-0BCPZ?
For technical support, including ADF4360-0BCPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4360-0BCPZ requirements.
6.How does Aetrix verify that ADF4360-0BCPZ is sourced from the original manufacturer or authorized distributors?
All ADF4360-0BCPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4360-0BCPZ meets industry standards.
7.What is the process for return or replacement of ADF4360-0BCPZ?
All ADF4360-0BCPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADF4360-0BCPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4360-0BCPZ part is unused and in its original packaging.
Return procedure for ADF4360-0BCPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4360-0BCPZ Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

