Analog Devices Inc. ADF4360-5BCP
- Part No.:
- ADF4360-5BCP
- Manufacturer:
- Analog Devices Inc.
- Package:
- 24-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADF4360-5BCP.pdf
- Description:
- IC INTEGRATED SYNTH/VCO 24-LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:32,216
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4360-5BCP from Analog Devices is an integrated integer-N PLL frequency synthesizer with on-chip VCO, designed for 1300 MHz center frequency operation in RF local oscillator (LO) generation. It delivers RF output from 1200 MHz to 1400 MHz (or 600–700 MHz with ÷2 enabled), supports 3.0–3.6 V supply, features 3-wire serial interface, and provides programmable output power from −13.5 dBm to −4.5 dBm in 3 dB steps - used in GSM/PCS/WCDMA handset transceivers.
For engineers reviewing the ADF4360-5BCP datasheet, ADF4360-5BCP pinout, ADF4360-5BCP application, or ADF4360-5BCP equivalent, key selection criteria include its 1200–1400 MHz VCO range, dual-modulus prescaler (8/9, 16/17, 32/33), lock detect capability, 24-pin CSP package with exposed pad, and compatibility with 1.8 V logic levels.
Technical Context
The ADF4360-5BCP implements a fully integrated PLL architecture with a 13-bit B counter, 5-bit A counter, 14-bit R counter, and programmable dual-modulus prescaler enabling N = BP + A division. Its VCO uses eight overlapping frequency bands with automatic band selection at power-up or latch update, ensuring stable tuning across 1200–1400 MHz without excessive KV drift.
It integrates analog and digital lock detection, mute-till-lock detect (MTLD), hardware/software power-down modes, and a charge pump with RSET-controlled current (2.5 mA typical at 4.7 kΩ). The output stage supports differential RFOUTA/RFOUTB with programmable tail current (3.5–11 mA) and corresponding output power levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCO Frequency Range | 1200–1400 MHz (or 600–700 MHz with ÷2 enabled); enables direct LO synthesis for PCS/WCDMA bands. |
| Phase Detector Frequency | Up to 8 MHz; determines maximum reference input rate and loop bandwidth design limits. |
| Charge Pump Current | 2.5 mA typical (RSET = 4.7 kΩ); sets loop filter gain and impacts phase noise/spur performance. |
| Output Power Range | −13.5 dBm to −4.5 dBm in 3 dB steps; selectable via PL1/PL2 bits for matching system gain staging. |
| VCO Tuning Voltage | 1.25–2.5 V; linear tuning range compatible with standard loop filter designs. |
| Supply Voltage | 3.0–3.6 V for AVDD/DVDD/VVCO; allows single-rail 3.3 V system integration with 1.8 V logic compatibility. |
| Phase Noise (100 kHz) | −110 dBc/Hz typical; critical for adjacent channel rejection in cellular receivers. |
| Lock Time | 400 µs typical (to within 10 Hz); meets fast-hopping requirements in TDD systems. |
Pinout & Package
ADF4360-5BCP uses a 24-lead chip-scale package (CSP) with exposed thermal pad (EP), requiring soldering of EP to AGND for thermal and electrical integrity. Pin pitch is 0.5 mm; body size is 4.0 mm × 4.0 mm × 0.8 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CP | Charge Pump Output | Drives external loop filter; ±ICP current source/sink; requires low-noise filtering before VTUNE. |
| VTUNE | VCO Tuning Input | Analog control voltage (1.25–2.5 V) derived from filtered CP output; directly sets VCO frequency. |
| RFOUTA / RFOUTB | Differential RF Outputs | Complementary 50 Ω-compatible outputs; programmable power (−13.5 to −4.5 dBm); support transformer combining. |
| REFIN | Reference Clock Input | CMOS-compatible input (10/250 MHz range); accepts ac- or dc-coupled square wave; threshold ~VDD/2. |
| CLK / DATA / LE | 3-Wire Serial Interface | Loads 24-bit register data (MSB first); LE rising edge transfers shift register contents to selected latch (R/N/control). |
| CE | Chip Enable | Active-low hardware power-down; places charge pump in three-state and disables internal circuitry. |
| MUXOUT | Multiplexer Output | Selectable output: digital lock detect, analog lock detect, N-divider, R-divider, or serial data out (SDOUT). |
| RSET | Charge Pump Current Set | Resistor to CPGND sets ICPmax (ICP = 75/RSET); nominal 4.7 kΩ yields 2.5 mA. |
| CC / CN | Internal Compensation Nodes | CC requires 10 nF to AGND; CN requires 10 µF to VVCO; critical for loop stability and VCO biasing. |
| AGND / DGND / CPGND | Ground Terminals | Separate analog/digital/charge-pump grounds minimize noise coupling; all must be low-impedance and tied at single point. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VCO with Band Selection | Eight overlapping VCO bands enable full 1200–1400 MHz coverage while maintaining KV ≈ 31 MHz/V for low phase noise. |
| Programmable Dual-Modulus Prescaler | Software-selectable 8/9, 16/17, or 32/33 prescaler values allow flexible N-divider design for integer-N synthesis. |
| Mute-Till-Lock Detect (MTLD) | Automatically disables RF output stage until digital lock is confirmed, preventing spurious emissions during acquisition. |
| 1.8 V Logic Compatibility | Accepts 1.8 V logic levels on CLK/DATA/LE/CE despite 3.3 V supply, simplifying interface with low-voltage baseband processors. |
| Hardware Power-Down Mode | CE pin assertion reduces supply current to 7 µA, enabling rapid sleep/wake cycles in battery-powered handsets. |
Applications
| Wireless Handset Transceiver | Test Equipment LO Source |
|---|---|
Use Scenario: Generating local oscillator signals for upconversion in GSM/PCS/WCDMA transmit paths. IC Role / Device Role / Timing Role: Integer-N synthesizer providing precise, programmable RF LO with fast lock time and low phase noise. Use Value: Enables channel-hopping compliant with 3GPP timing requirements; −110 dBc/Hz phase noise at 100 kHz supports >50 dB ACLR. | Use Scenario: Providing stable, tunable RF stimulus in benchtop signal generators and spectrum analyzer tracking sources. IC Role / Device Role / Timing Role: Integrated VCO+synthesizer delivering clean, agile frequency synthesis without external components. Use Value: Eliminates need for discrete VCO + PLL IC combination; 400 µs lock time accelerates automated test sequences. |
| Wireless LAN (WLAN) Front-End | CATV Upconverter LO |
Use Scenario: Generating 5.15–5.825 GHz LO (via external doubler) for IEEE 802.11a/n/ac transceivers. IC Role / Device Role / Timing Role: Baseband-synchronized LO generator with programmable output power and lock indication. Use Value: Programmable −13.5 to −4.5 dBm output matches driver amplifier input range; MTLD prevents out-of-band emission during calibration. | Use Scenario: Producing 54–860 MHz LO for cable TV upstream/downstream upconverters and modulators. IC Role / Device Role / Timing Role: Low-phase-noise synthesizer supporting wideband CATV channel plans with minimal spurs. Use Value: −65 dBc reference spurs and −146 dBc/Hz far-out phase noise meet SCTE 40 compliance for multi-channel systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integer-N synthesizer with integrated VCO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4360-7BCPZ | Center frequency 2100 MHz; VCO range 1900–2300 MHz; same pinout and register map. | Targets UMTS/WCDMA Band I (2100 MHz) instead of PCS/GSM (1300 MHz); not interchangeable without RF redesign. | Select ADF4360-7BCPZ only when system requires higher-frequency LO generation; identical interface simplifies firmware reuse. |
| LMX2531LQ1580E | Lower power (5.5 mA total), fractional-N capable, 1.8–2.8 V supply; different pinout and SPI interface. | Supports finer frequency resolution and lower jitter; lacks analog lock detect and mute-till-lock feature. | Choose LMX2531LQ1580E for battery-sensitive portable instruments needing sub-Hz resolution; expect PCB and firmware changes. |
Compared with ADF4360-7BCPZ, the ADF4360-5BCP offers optimized phase noise and spur performance at 1300 MHz but lacks fractional-N flexibility; versus LMX2531LQ1580E, it provides superior lock detect functionality and proven handset integration but requires higher supply voltage and lacks fractional division.
Availability
ADF4360-5BCP is available at Aetrix Electronics and suitable for wireless handset design, RF test instrumentation, WLAN front-end development, and CATV equipment manufacturing requiring stable component supply and long-term production continuity.
Supply support for ADF4360-5BCP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADF4360 family targets cost-sensitive, space-constrained RF systems requiring integrated PLL+VCO solutions - specifically engineered for cellular infrastructure, handset, and test equipment LO generation with minimal external components.
FAQ
What is the recommended power-up sequence for the ADF4360-5BCP?
The ADF4360-5BCP requires strict sequencing: first apply AVDD/DVDD/VVCO, then load the R counter latch, followed by the control latch, and finally the N counter latch. This ensures correct VCO band selection and avoids tuning instability. Skipping this order may cause extended lock time or failure to achieve specified 1200–1400 MHz output on the ADF4360-5BCP.
Does the ADF4360-5BCP support fractional-N synthesis?
No, the ADF4360-5BCP implements an integer-N PLL architecture only. It does not support fractional division or delta-sigma modulation. Frequency resolution is limited to fREFIN/R steps. For fractional-N capability, consider alternatives like the ADF4350 or LMX2531 series - the ADF4360-5BCP is strictly integer-N.
How is output power controlled on the ADF4360-5BCP?
Output power on the ADF4360-5BCP is set via PL1 and PL2 bits in the control latch, selecting tail current values of 3.5 mA, 5 mA, 7.5 mA, or 11 mA in the RF output stage. These correspond to output power levels of −13.5 dBm, −10.5 dBm, −7.5 dBm, and −4.5 dBm into 50 Ω. This programming is done over the 3-wire serial interface and applies to both RFOUTA and RFOUTB.
Can the ADF4360-5BCP generate frequencies below 1200 MHz?
Yes - the ADF4360-5BCP supports a divide-by-2 mode (enabled by setting DIV2 bit in the N counter latch), producing RF output from 600 MHz to 700 MHz. This mode halves the VCO frequency while preserving phase noise scaling (KV reduced to 15 MHz/V), making it suitable for lower-band applications like DECT or ISM without external dividers.
What is the function of the MUXOUT pin on the ADF4360-5BCP?
The MUXOUT pin on the ADF4360-5BCP is a programmable multiplexer output that can be configured to provide digital lock detect (active-high), analog lock detect (open-drain), N-divider output, R-divider output, or serial data output (SDOUT). Selection is controlled by M3/M2/M1 bits in the function latch, enabling flexible system monitoring and debug without additional test points.
ADF4360-5BCP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- *
- Package/Case:
- 24-WFQFN Exposed Pad, CSP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Fanout Distribution, Integer N Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS
- Output:
- Clock
- Number of Circuits:
- -
- Ratio - Input:Output:
- 1:2
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 1.4GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-LFCSP (4x4)
ADF4360-5BCP FAQ
1.How can I place an order for ADF4360-5BCP through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4360-5BCP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4360-5BCP reliable?
The price and inventory of ADF4360-5BCP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4360-5BCP is usually 5 days.
3.What payment methods are accepted for ADF4360-5BCP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4360-5BCP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4360-5BCP?
ADF4360-5BCP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4360-5BCP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4360-5BCP?
For technical support, including ADF4360-5BCP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4360-5BCP requirements.
6.How does Aetrix verify that ADF4360-5BCP is sourced from the original manufacturer or authorized distributors?
All ADF4360-5BCP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4360-5BCP meets industry standards.
7.What is the process for return or replacement of ADF4360-5BCP?
All ADF4360-5BCP units undergo pre-shipment inspection (PSI). If there is an issue with ADF4360-5BCP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4360-5BCP part is unused and in its original packaging.
Return procedure for ADF4360-5BCP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4360-5BCP Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

