Analog Devices Inc. ADF4360-7BCPZRL
- Part No.:
- ADF4360-7BCPZRL
- Manufacturer:
- Analog Devices Inc.
- Package:
- 24-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADF4360-7BCPZRL.pdf
- Description:
- IC FANOUT DIST 24LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,041
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADF4360-7BCPZRL from Analog Devices is an integrated integer-N PLL frequency synthesizer with on-chip VCO, designed for RF local oscillator generation in wireless transceivers. It delivers 350 MHz to 1800 MHz VCO output (or 175–900 MHz with ÷2), operates from 3.0 V to 3.6 V, supports 3-wire serial programming, and features analog/digital lock detect - enabling precise LO synthesis in GSM/PCS/WCDMA handsets and test equipment.
For engineers reviewing the ADF4360-7BCPZRL datasheet, ADF4360-7BCPZRL pinout, ADF4360-7BCPZRL application, or ADF4360-7BCPZRL equivalent, key selection criteria include VCO tuning range (350–1800 MHz), programmable output power (−14 to −5 dBm), phase noise performance (−116 dBc/Hz @ 100 kHz offset), and dual-modulus prescaler (8/9 or 16/17) configuration for integer-N loop design.
Technical Context
The ADF4360-7BCPZRL implements a fully integrated PLL architecture with a 24-bit N divider (B = 13-bit, A = 5-bit), 14-bit R counter, and programmable dual-modulus prescaler (8/9 or 16/17). Its VCO uses eight overlapping frequency bands selected automatically during lock acquisition, with tuning voltage (VTUNE) range of 1.25 V to 2.5 V and sensitivity of 12 MHz/V (L1/L2 = 13 nH).
Control is executed via a 3-wire serial interface (CLK/DATA/LE) supporting MSB-first 24-bit transfers; latch selection is determined by control bits C2/C1. The device integrates charge pump (ICP = 0.312–2.5 mA), multiplexed MUXOUT (lock detect, scaled RF, or scaled REFIN), and hardware/software power-down modes with 7 µA sleep current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCO Frequency Range | 350 MHz to 1800 MHz - sets fundamental LO band; ÷2 option yields 175–900 MHz RFOUTA/B outputs. |
| Phase Noise (100 kHz offset) | −116 dBc/Hz - directly impacts adjacent channel interference in narrowband receivers. |
| Output Power Range | −14 dBm to −5 dBm in 3 dB steps - configurable tail current (3.5–11 mA) enables trade-off between RF drive level and power consumption. |
| Prescaler Options | 8/9 or 16/17 - determines minimum N value and channel spacing resolution in integer-N loops. |
| Lock Time | 400 µs typical (to ±10 Hz) - critical for fast-hopping systems like DECT or TDD-based WCDMA. |
| Supply Voltage | 3.0 V to 3.6 V - single-rail operation compatible with 3.3 V system supplies; AVDD = DVDD = VVCO required. |
| Logic Compatibility | 1.8 V input logic - allows direct interfacing with low-voltage microcontrollers without level-shifting. |
Pinout & Package
ADF4360-7BCPZRL is housed in a 24-lead LFCSP (Lead Frame Chip Scale Package) with exposed thermal pad, measuring 4 mm × 4 mm × 0.85 mm. The exposed pad must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFOUTA / RFOUTB | Differential VCO output pair | Provides complementary RF outputs; programmable power (−14 to −5 dBm) via PL1/PL2 bits; requires external matching network. |
| VTUNE | VCO tuning voltage input | Accepts filtered charge pump output (1.25–2.5 V); controls instantaneous VCO frequency; sensitive to noise coupling. |
| CP / CPGND | Charge pump output and return | Drives external loop filter; CPGND is dedicated ground return - must be isolated from DGND/AGND planes to avoid PFD noise injection. |
| REFIN | Reference clock input | CMOS-compatible (0.7–AVDD Vp-p); accepts 10 MHz or 250 MHz reference; internal 100 kΩ dc termination. |
| L1 / L2 | VCO tank inductor connections | External inductors (matched value, e.g., 13 nH) set center frequency; parallel 470 Ω resistors required for L > 3.3 nH. |
| CLK / DATA / LE | 3-wire serial interface | 24-bit MSB-first load; LE rising edge latches data into selected register (control/R/N); timing-critical (t1 = 20 ns setup). |
| MUXOUT | Multiplexed diagnostic output | Selectable via M3/M2/M1: digital lock detect, analog lock detect (open-drain), scaled RF, or scaled REFIN. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VCO with auto-band selection | Eight overlapping VCO bands eliminate manual calibration; band switching completes in five PFD cycles with VTUNE held at reference voltage. |
| Programmable output power | Four discrete current levels (3.5/5/7.5/11 mA) yield −14/−11/−8/−5 dBm output - enables optimization of driver stage gain and power efficiency. |
| Dual-modulus prescaler (8/9 or 16/17) | Enables contiguous frequency coverage down to 10 MHz reference step size; avoids gaps in synthesizer output grid. |
| Analog and digital lock detect | Digital LD asserts after 3 (LDP=0) or 5 (LDP=1) consecutive <15 ns phase errors; analog LD provides open-drain pulse output for scope monitoring. |
| Hardware power-down (CE pin) | Logic-low CE disables VCO core, charge pump, and RF output - reduces supply current to 7 µA while preserving register contents. |
Applications
| Wireless Handset Transceiver | Test Equipment Local Oscillator |
|---|---|
Use Scenario: Generating stable, switchable LO signals for upconversion in GSM/PCS/WCDMA handset front-ends operating across 824–960 MHz and 1710–2170 MHz bands. IC Role / Device Role / Timing Role: Integer-N synthesizer providing phase-locked VCO output with <400 µs lock time and −116 dBc/Hz @ 100 kHz phase noise. Use Value: Enables fast channel switching and low reciprocal mixing in receiver IF stages without external VCO tuning components. |
Use Scenario: Serving as agile, low-phase-noise LO source in benchtop signal generators and spectrum analyzers requiring rapid frequency reconfiguration. IC Role / Device Role / Timing Role: Integrated synthesizer delivering 350–1800 MHz output with programmable power and lock detect for automated test sequencing. Use Value: Eliminates discrete PLL + VCO design effort; simplifies calibration via MUXOUT-sourced lock status and reference spurs monitoring. |
| Wireless LAN (802.11a/b/g) | CATV Upconverter |
Use Scenario: Providing channel-selectable LO for 2.4 GHz and 5 GHz WLAN transceivers where spectral purity and fast settling are critical. IC Role / Device Role / Timing Role: VCO+synthesizer generating clean 2412–2484 MHz or 5180–5825 MHz carriers with −138 dBc/Hz @ 1 MHz offset phase noise. Use Value: Meets stringent EVM requirements by minimizing in-band phase error (0.3° RMS, 100 Hz–100 kHz) and reference spurs (−70 dBc). |
Use Scenario: Acting as frequency-agile LO in cable TV upstream modulators covering 5–65 MHz return path bands. IC Role / Device Role / Timing Role: Synthesizer configured for low-frequency VCO operation (e.g., 175–900 MHz with ÷2) and high stability under temperature variation. Use Value: Supports wideband modulation (QPSK/16-QAM) with low harmonic content (−19 dBc 2nd, −9 dBc 3rd) and minimal frequency pushing (6 MHz/V). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integer-N synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADF4350BRUZ | Wideband fractional-N synthesizer (35 MHz–4.4 GHz); integrated VCO; higher integration (SPI, internal LDO); no external inductors required. | Supports finer frequency resolution (Hz-level) and faster hopping; suited for SDR, radar, and wideband test gear where fractional division is acceptable. | Choose ADF4350BRUZ when sub-Hz channel spacing, wider frequency coverage, or elimination of external tank components is prioritized over lowest cost per channel. |
| LMX2531LQ1725E/NOPB | Integer-N synthesizer with integrated VCO (2.2–2.5 GHz); 3.3 V supply; SPI interface; lower phase noise floor (−172 dBc/Hz) but narrower band. | Optimized for fixed-band 2.4 GHz ISM applications; lacks ÷2 output and dual-modulus flexibility; smaller 24-QFN package. | Choose LMX2531LQ1725E/NOPB for compact 2.4 GHz designs requiring ultra-low in-band phase noise and simplified layout, not multi-band flexibility. |
Compared with ADF4360-7BCPZRL, ADF4350BRUZ offers broader frequency coverage and fractional-N agility at higher complexity and cost, while LMX2531LQ1725E/NOPB delivers superior phase noise in a narrower band with simpler interface - making ADF4360-7BCPZRL optimal for cost-sensitive, multi-band integer-N LO generation with external VCO tuning control.
Availability
ADF4360-7BCPZRL is available at Aetrix Electronics and suitable for wireless handset design, RF test instrumentation, CATV infrastructure, and 802.11 WLAN development requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for ADF4360-7BCPZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with deep expertise in RF, precision measurement, and power management ICs.
The ADF4360 family was engineered specifically for cost-effective, integrated integer-N LO synthesis in portable wireless infrastructure - emphasizing external VCO tunability, low-power operation, and robust lock detection for battery-powered and thermally constrained applications.
FAQ
What is the VCO frequency range supported by the ADF4360-7BCPZRL?
The ADF4360-7BCPZRL supports a VCO output frequency range of 350 MHz to 1800 MHz, set by external inductors L1 and L2. When the divide-by-2 function is enabled, the effective RF output range becomes 175 MHz to 900 MHz at RFOUTA and RFOUTB. This range is confirmed in the Rev. F datasheet Table 1 and General Description section.
Does the ADF4360-7BCPZRL require external inductors, and if so, what values are typical?
Yes, the ADF4360-7BCPZRL requires two matched external inductors (L1 and L2) connected to AGND to define the VCO center frequency. Typical values are 13 nH for operation near 490–585 MHz; other frequencies require different inductance values per the "Choosing the Correct Inductance Value" section in the datasheet. For L > 3.3 nH, 470 Ω resistors must be added in parallel to AGND.
How does the ADF4360-7BCPZRL implement lock detection, and what are the configuration options?
The ADF4360-7BCPZRL provides both analog and digital lock detect via the MUXOUT pin. Digital lock detect asserts high after three (LDP = 0) or five (LDP = 1) consecutive phase errors <15 ns; analog lock detect outputs narrow pulses on lock. Both are controlled through the R counter latch and require no external circuitry beyond a 10 kΩ pull-up for analog mode.
What power supply requirements does the ADF4360-7BCPZRL have, and how is logic compatibility handled?
The ADF4360-7BCPZRL requires three 3.0 V to 3.6 V supplies: AVDD, DVDD, and VVCO - all must be equal. It supports 1.8 V logic inputs (VINH ≥ 1.5 V, VINL ≤ 0.6 V), enabling direct interface with low-voltage microcontrollers without level shifters. Total typical supply current is 10 mA (analog), 2.5 mA (digital), and 14 mA (VCO core) at 3.3 V.
Can the ADF4360-7BCPZRL be used in a fractional-N configuration?
No, the ADF4360-7BCPZRL is strictly an integer-N synthesizer. It lacks a sigma-delta modulator or fractional divider; its N counter implements only integer division (N = BP + A). For fractional-N capability, Analog Devices recommends alternatives such as the ADF4350 or ADF4351, which integrate fractional interpolation and wider frequency coverage.
ADF4360-7BCPZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Fanout Distribution, Integer N Synthesizer (RF)
- PLL:
- Yes
- Input:
- CMOS, TTL
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:2
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 1.8GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-LFCSP (4x4)
ADF4360-7BCPZRL FAQ
1.How can I place an order for ADF4360-7BCPZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADF4360-7BCPZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADF4360-7BCPZRL reliable?
The price and inventory of ADF4360-7BCPZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADF4360-7BCPZRL is usually 5 days.
3.What payment methods are accepted for ADF4360-7BCPZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADF4360-7BCPZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADF4360-7BCPZRL?
ADF4360-7BCPZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADF4360-7BCPZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADF4360-7BCPZRL?
For technical support, including ADF4360-7BCPZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADF4360-7BCPZRL requirements.
6.How does Aetrix verify that ADF4360-7BCPZRL is sourced from the original manufacturer or authorized distributors?
All ADF4360-7BCPZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADF4360-7BCPZRL meets industry standards.
7.What is the process for return or replacement of ADF4360-7BCPZRL?
All ADF4360-7BCPZRL units undergo pre-shipment inspection (PSI). If there is an issue with ADF4360-7BCPZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADF4360-7BCPZRL part is unused and in its original packaging.
Return procedure for ADF4360-7BCPZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADF4360-7BCPZRL Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

