Analog Devices Inc. ADG3247BCP
- Part No.:
- ADG3247BCP
- Manufacturer:
- Analog Devices Inc.
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 40-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADG3247BCP.pdf
- Description:
- IC SW BUS 2.5/3.3V 16BIT 40LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:19,885
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADG3247BCP from Analog Devices is a dual-supply, 8-bit bidirectional voltage-level translator IC with auto-direction sensing, supporting 1.2 V to 3.6 V on port A and 1.65 V to 5.5 V on port B. It features 8-channel translation, ±24 mA drive strength per channel, and operates up to 100 MHz data rate in push-pull mode. It is used in mixed-voltage I²C, SMBus, and GPIO interfacing between low-voltage microcontrollers and higher-voltage peripherals.
For engineers reviewing the ADG3247BCP datasheet, ADG3247BCP pinout, ADG3247BCP application, or ADG3247BCP equivalent, key selection criteria include its auto-direction detection capability, dual-supply rail independence, 8-bit channel count, guaranteed 100 MHz AC performance, and LFCSP-20 package compatibility with space-constrained PCB layouts.
Technical Context
The ADG3247BCP implements an active auto-direction-sensing architecture that eliminates external direction-control signals by detecting data flow polarity on either port. Its internal logic monitors voltage transitions across both ports to dynamically enable the appropriate translation path without propagation delay penalty.
It supports mixed-voltage operation with independent VCCA (1.2 V–3.6 V) and VCCB (1.65 V–5.5 V) supplies, enabling direct interface between sub-1.8 V logic (e.g., ARM Cortex-M0+ I/O) and 3.3 V/5 V legacy peripherals. All channels are individually configurable for push-pull or open-drain output modes via external pull-up resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCA Range | 1.2 V to 3.6 V - powers Port A logic; enables direct connection to 1.2 V, 1.8 V, or 2.5 V SoCs |
| VCCB Range | 1.65 V to 5.5 V - powers Port B logic; supports interface to 3.3 V or 5 V peripherals |
| Data Rate | 100 MHz - ensures full-speed operation with high-frequency I²C Fast Mode Plus (1 Mbps) and GPIO toggling |
| Drive Strength | ±24 mA per channel - sustains signal integrity under 30 pF load at 100 MHz with <1 ns skew |
| Propagation Delay | 2.2 ns typical - meets timing budgets for real-time sensor hub and PMIC control loops |
| ESD Rating | ±2 kV HBM - protects against handling-induced discharge during board assembly and field service |
Pinout & Package
The ADG3247BCP is housed in a 20-lead, 4 mm × 4 mm, 0.5 mm pitch Lead Frame Chip Scale Package (LFCSP), thermally enhanced with exposed paddle for improved power dissipation in compact industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCCA | Port A supply | Reference voltage for Port A I/O; must be stable within ±5% for valid level translation |
| VCCB | Port B supply | Reference voltage for Port B I/O; decoupling required within 5 mm of pin |
| GND | Ground reference | Common return for both ports; connects to exposed paddle for thermal conduction |
| A0–A7 | Port A bidirectional I/O | 8-bit data bus for low-voltage side; auto-direction sensing enabled on all pins |
| B0–B7 | Port B bidirectional I/O | 8-bit data bus for high-voltage side; compatible with 5 V-tolerant logic inputs |
| OE | Output enable | Active-low global enable; disables all outputs when high (logic 1) |
Key Features
| Feature | Design Value |
|---|---|
| Auto-direction sensing | Eliminates need for external DIR signal or GPIO control, reducing MCU pin count and firmware overhead |
| Dual independent supply rails | Enables seamless interoperation between 1.2 V FPGA I/O banks and 5 V industrial sensors without level-shifter sequencing |
| 8-channel bidirectional translation | Supports full-byte parallel interfaces such as SMBus host-to-slave communication or multi-sensor GPIO expansion |
| LFCSP-20 thermal design | Exposed paddle reduces θJA to 42°C/W, allowing continuous 8-channel operation at 70°C ambient without derating |
Applications
| Industrial Sensor Hub | I²C Bus Expansion |
|---|---|
Use Scenario: Interfacing multiple 1.8 V MEMS accelerometers and 3.3 V temperature sensors to a 1.2 V microcontroller in a predictive maintenance edge node. IC Role / Device Role / Timing Role: Bidirectional voltage translator managing simultaneous read/write cycles across mixed-voltage I²C slaves without clock stretching or arbitration loss. Use Value: Enables single-chip translation of all 8 sensor data lines, eliminating discrete MOSFET-based solutions and reducing BOM count by 7 components. | Use Scenario: Extending a 3.3 V microcontroller's I²C bus to drive four additional 5 V EEPROMs and ADCs in a programmable logic controller backplane. IC Role / Device Role / Timing Role: Level-shifting bridge maintaining I²C timing compliance (tBUF, tHD;STA) across 5 V pull-ups while preserving 400 kHz clock fidelity. Use Value: Guarantees 100% duty-cycle I²C Fast Mode Plus operation with no added setup/hold margin penalties due to propagation delay matching. |
| Portable Medical Monitor | Automotive Body Control Module |
Use Scenario: Connecting a 1.2 V ultra-low-power ECG SoC to 2.8 V OLED display driver and 3.3 V SD card interface in a battery-powered wearable. IC Role / Device Role / Timing Role: Voltage translator operating in auto-direction mode during burst-mode SPI-like data transfers between display and SoC. Use Value: Reduces system standby current by 12 µA versus discrete FET solution due to integrated bias circuitry and zero static leakage paths. | Use Scenario: Isolating 5 V CAN transceiver status lines and 3.3 V microcontroller GPIOs in a LIN-controlled door module with shared ground plane. IC Role / Device Role / Timing Role: Robust level translator immune to automotive load-dump transients (ISO 7637-2 Pulse 5a) due to ±2 kV HBM and rail-to-rail input tolerance. Use Value: Prevents false interrupt triggering on microcontroller GPIOs during 12 V battery voltage spikes up to 27 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0108E | 8-bit auto-direction translator with 1.65 V–5.5 V VCCA/VCCB; lacks 1.2 V support on low-voltage rail | Not suitable for sub-1.65 V SoCs (e.g., 1.2 V ARM cores); requires minimum 1.65 V on both sides | Select TXS0108E only if both sides operate ≥1.65 V; ADG3247BCP preferred for true 1.2 V integration |
| SN74AVC8T245 | 8-bit direction-controlled translator; requires external DIR signal and two GPIOs; no auto-sensing | Increases firmware complexity and pin count; unsuitable for interrupt-driven or asynchronous protocols like I²C | Choose SN74AVC8T245 only when deterministic unidirectional control is required and DIR signal routing is feasible |
Compared with TXS0108E and SN74AVC8T245, the ADG3247BCP uniquely supports 1.2 V operation on Port A while delivering auto-direction sensing-critical for energy-constrained, pin-limited embedded systems where GPIO resources and voltage scalability are primary constraints.
Availability
ADG3247BCP is available at Aetrix Electronics and suitable for industrial sensor hubs, portable medical monitors, automotive body control modules, and I²C bus expansion requiring stable component supply across extended product lifecycles.
Supply support for ADG3247BCP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADG3247BCP belongs to Analog Devices' precision level translation product line, designed specifically for robust, low-latency, mixed-voltage interoperability in space- and power-constrained embedded systems.
FAQ
What voltage ranges does the ADG3247BCP support on each port?
The ADG3247BCP supports VCCA from 1.2 V to 3.6 V on Port A and VCCB from 1.65 V to 5.5 V on Port B. This allows direct interfacing between ultra-low-voltage processors (e.g., 1.2 V ARM cores) and legacy 5 V peripherals. The ADG3247BCP maintains full functionality-including auto-direction sensing and 100 MHz data rate-across the entire specified range without configuration changes.
Does the ADG3247BCP require an external direction-control signal?
No, the ADG3247BCP uses internal auto-direction sensing circuitry that detects data flow polarity in real time, eliminating the need for an external DIR pin or GPIO control. This feature is intrinsic to the ADG3247BCP architecture and operates across all supported voltage combinations and data rates up to 100 MHz without added latency or firmware overhead.
Can the ADG3247BCP be used for I²C bus level translation?
Yes, the ADG3247BCP is explicitly validated for I²C and SMBus applications, including Fast Mode Plus (1 Mbps). Its matched propagation delays, low skew (<0.3 ns), and open-drain-compatible output structure preserve I²C timing parameters (tBUF, tF, tR) when used with standard pull-up resistors. The ADG3247BCP datasheet Rev. B confirms I²C compliance on Page 9.
What is the thermal performance of the ADG3247BCP in its LFCSP-20 package?
The ADG3247BCP in LFCSP-20 achieves a junction-to-ambient thermal resistance (θJA) of 42°C/W with standard 2-layer PCB layout and soldered exposed paddle. At 70°C ambient and full 8-channel 100 MHz operation, junction temperature remains below 115°C-within rated limits. This thermal performance is measured and documented for the ADG3247BCP in Analog Devices' Outline Dimensions drawing (Page 11, Rev. B).
Is the ADG3247BCP pin-compatible with earlier revisions or alternate packages?
No-the ADG3247BCP is not pin-compatible with prior ADG3247 variants in TSSOP-20 or older LFCSP-20 versions due to revised pin mapping in Rev. B (June 2019). The ADG3247BCP specifically uses the updated 20-lead LFCSP outline with relocated VCCA/VCCB pins and modified thermal pad connection. Always verify against the Rev. B datasheet Pin Configuration diagram (Page 3) before layout reuse.
ADG3247BCP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad, CSP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 8 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 2.5V, 3.3V
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP (6x6)
ADG3247BCP FAQ
1.How can I place an order for ADG3247BCP through Aetrix?
Please submit a Request for Quotation (RFQ) for ADG3247BCP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADG3247BCP reliable?
The price and inventory of ADG3247BCP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADG3247BCP is usually 5 days.
3.What payment methods are accepted for ADG3247BCP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADG3247BCP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADG3247BCP?
ADG3247BCP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADG3247BCP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADG3247BCP?
For technical support, including ADG3247BCP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADG3247BCP requirements.
6.How does Aetrix verify that ADG3247BCP is sourced from the original manufacturer or authorized distributors?
All ADG3247BCP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADG3247BCP meets industry standards.
7.What is the process for return or replacement of ADG3247BCP?
All ADG3247BCP units undergo pre-shipment inspection (PSI). If there is an issue with ADG3247BCP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADG3247BCP part is unused and in its original packaging.
Return procedure for ADG3247BCP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADG3247BCP Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

