Analog Devices Inc. ADG467BRSZ-REEL
- Part No.:
- ADG467BRSZ-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Mixed Technology
- Package:
- 20-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADG467BRSZ-REEL.pdf
- Description:
- TVS DEVICE MIXED 40V 20-SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADG467BRSZ-REEL from Analog Devices is an octal channel protector IC designed for fault-tolerant analog signal path protection in industrial and test equipment. It provides ±40 V overvoltage tolerance, 62 Ω typical on-resistance, ±1 nA max channel leakage at +25°C, and operates from ±4.5 V to ±20 V dual supplies. It protects sensitive ADC inputs during hot insertion or power sequencing failures.
For engineers reviewing the ADG467BRSZ-REEL datasheet, ADG467BRSZ-REEL pinout, ADG467BRSZ-REEL application, or ADG467BRSZ-REEL equivalent, key selection criteria include fault-clamped output behavior (VDD − 1.5 V / VSS + 1.5 V), trench-isolated latch-up immunity, SOIC/SSOP package compatibility, and sub-μA supply current under fault conditions.
Technical Context
The ADG467BRSZ-REEL implements eight independent channel protectors, each composed of two N-channel and two P-channel MOSFETs in series with trench isolation. During normal operation (VSS + 1.5 V < VSx < VDD − 1.5 V), it behaves as a low-RON series resistor. Under overvoltage, one MOSFET saturates to clamp output voltage while limiting fault current.
It supports both bipolar (±15 V) and unipolar (e.g., VDD = +10 V, VSS = 0 V) supplies. With power off (VDD = VSS = 0 V), all channels present open-circuit behavior with ±0.5 nA typical input leakage - critical for hot-swap rack systems where supply sequencing cannot be guaranteed.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Fault Protection Range | ±40 V continuous input tolerance with power off - enables safe operation during hot insertion before supply stabilization. |
| On Resistance (RON) | 62 Ω typical at ±15 V, −10 V to +10 V signal range - minimizes signal attenuation and gain error in precision measurement paths. |
| RON Match | 5 Ω maximum between channels - ensures consistent channel-to-channel gain and offset in multi-channel data acquisition. |
| Channel Leakage (ID(ON)) | ±1 nA maximum at ±10 V, +25°C - preserves high-impedance sensor interface integrity and reduces measurement drift. |
| Supply Voltage Range | ±4.5 V to ±20 V dual supply - supports legacy ±15 V industrial rails and modern low-voltage ±5 V systems. |
| Power Dissipation | 0.8 μW typical - eliminates thermal concerns in dense PCB layouts and battery-powered portable test gear. |
| Operating Temperature | −40°C to +85°C industrial grade - validated for ATE and field-deployed instrumentation across environmental extremes. |
Pinout & Package
ADG467BRSZ-REEL is packaged in a 20-lead SSOP (RS-20), RoHS-compliant, with 0.65 mm pitch and 7.8 mm × 5.3 mm body size. Pin 10 is NC (no connect); all other pins are functional drain (VD1–VD8) or source (VS1–VS8) terminals, plus VDD and VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VD1–VD8 | Drain terminal per channel | Signal path endpoint - bidirectional; connects to external circuitry (e.g., sensor, DUT, ADC input). |
| VS1–VS8 | Source terminal per channel | Signal path endpoint - bidirectional; connects to protected load (e.g., ADC front-end, multiplexer input). |
| VDD | Positive supply rail | Most positive potential; powers internal clamping circuitry and defines upper fault clamp threshold (VDD − 1.5 V). |
| VSS | Negative supply rail | Most negative potential; defines lower fault clamp threshold (VSS + 1.5 V); tied to GND in single-supply use. |
| Pin 10 (NC) | No connect | Unused silicon pad; must remain floating - no routing or soldering required. |
Key Features
| Feature | Design Value |
|---|---|
| Fault-tolerant clamping | Outputs clamp to VDD − 1.5 V or VSS + 1.5 V during overvoltage - prevents downstream CMOS latch-up without external diodes. |
| Trench-isolated construction | Dielectric oxide trenches separate NMOS/PMOS devices - eliminates parasitic SCR formation and guarantees latch-up immunity per JEDEC JESD78. |
| Power-off open-circuit behavior | Channels become high-impedance (>1 GΩ) when VDD/VSS = 0 V - isolates live signals from unpowered subsystems during hot swap. |
| Low RON flatness | 6 Ω max variation across ±5 V signal range - maintains linearity and THD performance in audio and precision analog signal chains. |
| Sub-microampere supply current | ±0.5 μA max IDD/ISS - enables integration into ultra-low-power portable ATE without compromising battery life. |
Applications
| ATE Equipment | Sensitive Measurement Systems |
|---|---|
Use Scenario: Automated test systems connecting to unknown DUTs with unpredictable voltage transients during probe contact or relay switching. IC Role / Device Role / Timing Role: Series-connected channel protector placed between relay matrix and DUT interface to limit fault energy before reaching precision DAC/ADC stages. Use Value: Prevents permanent damage to $200+ precision converters by limiting fault current to nanoampere levels even with ±40 V misconnection. | Use Scenario: High-resolution digital multimeters or impedance analyzers measuring microvolt-level sensor outputs in noisy factory environments. IC Role / Device Role / Timing Role: Front-end protection for 24-bit sigma-delta ADC inputs, ensuring signal integrity remains uncompromised during ESD events or cable coupling. Use Value: Maintains <0.001% gain error via 62 Ω RON and 5 Ω match, while rejecting >99.9% of transient energy above ±15 V rails. |
| Hot-Insertion Rack Systems | Industrial Data Acquisition Modules |
Use Scenario: Plugging modular I/O cards into live backplanes where VDD/VSS may power up milliseconds after analog signal lines make contact. IC Role / Device Role / Timing Role: Signal path guard element that enforces correct power-first sequencing by presenting open circuit until supplies stabilize. Use Value: Eliminates need for complex RC delay networks or sequencer ICs - reduces BOM count and board area by 30% vs. discrete TVS + buffer solutions. | Use Scenario: DIN-rail mounted DAQ units acquiring thermocouple, RTD, or strain gauge signals in harsh plant-floor settings with frequent ground shifts and surge events. IC Role / Device Role / Timing Role: Input-stage protector for isolated analog front-ends, working in tandem with iCoupler® isolation to prevent common-mode surges from propagating across barriers. Use Value: Extends mean time between failures (MTBF) by 4× compared to standard ESD diodes due to zero latch-up risk and <1 nA leakage at 85°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar channel protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG467BRZ-REEL | Same die, 18-lead SOIC_W (RW-18) package; 10.65 mm × 7.60 mm footprint; 0.050" lead pitch. | Preferred for through-hole prototyping or legacy SOIC-compatible layouts; higher thermal resistance (θJA = 160°C/W vs. 130°C/W). | Select when board space allows larger package or when leveraging existing SOIC assembly infrastructure. |
| ADG5412BRUZ-REEL7 | Quad SPST switch with ±40 V fault protection; 16-lead TSSOP; 55 Ω RON; requires external logic for enable control. | Lower channel count per package; lacks integrated power-off open-circuit behavior - needs external biasing for true hot-swap safety. | Choose only if system already uses quad-channel topology and can guarantee controlled enable sequencing. |
Compared with ADG467BRSZ-REEL, the SOIC variant offers mechanical compatibility but sacrifices thermal performance and density, while the ADG5412 requires additional control logic and does not inherently isolate powered-down channels - making ADG467BRSZ-REEL uniquely suited for unmanaged hot-insertion scenarios.
Availability
ADG467BRSZ-REEL is available at Aetrix Electronics and suitable for automated test equipment, precision measurement instrumentation, hot-insertion rack systems, and industrial data acquisition modules requiring stable component supply across extended product lifecycles.
Supply support for ADG467BRSZ-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADG467BRSZ-REEL belongs to Analog Devices' precision protection IC portfolio, engineered specifically for fault-resilient analog signal conditioning in mission-critical test and measurement systems where power sequencing cannot be guaranteed.
FAQ
What is the maximum continuous overvoltage the ADG467BRSZ-REEL can withstand with power disconnected?
The ADG467BRSZ-REEL withstands continuous analog input voltages from −40 V to +40 V when VDD and VSS are at 0 V. Under this condition, all internal MOSFETs are fully off, limiting input leakage to ±0.5 nA typical and preventing any current flow into downstream circuitry - a core requirement for hot-swap rack systems. This rating is explicitly specified in Table 2 (Absolute Maximum Ratings) of the ADG467BRSZ-REEL datasheet Rev. B.
Does the ADG467BRSZ-REEL require external components to achieve fault protection?
No, the ADG467BRSZ-REEL provides complete fault protection without external components. Its internal trench-isolated MOSFET structure self-clamps outputs to VDD − 1.5 V or VSS + 1.5 V during overvoltage and presents open-circuit behavior with power off. External 0.1 µF bypass capacitors on VDD and VSS are recommended for noise suppression but are not required for basic protection functionality per the ADG467BRSZ-REEL datasheet Figure 27 and Circuit Information section.
Can the ADG467BRSZ-REEL operate from a single +5 V supply?
Yes, the ADG467BRSZ-REEL supports unipolar operation: VDD = +5 V and VSS = 0 V. In this configuration, the fault clamp thresholds become +3.5 V (VDD − 1.5 V) and +1.5 V (VSS + 1.5 V). The on-resistance increases slightly versus ±15 V operation (see Figure 7), but remains within specification (≤95 Ω max). This mode is validated in the ADG467BRSZ-REEL datasheet's Dual Supply table and Typical Performance Characteristics.
What is the thermal resistance (θJA) of the ADG467BRSZ-REEL package?
The ADG467BRSZ-REEL uses a 20-lead SSOP (RS-20) package with a junction-to-ambient thermal resistance (θJA) of 130°C/W, as specified in Table 2 (Absolute Maximum Ratings) of the ADG467BRSZ-REEL datasheet Rev. B. This is 30°C/W lower than the SOIC version (160°C/W), enabling higher power density in compact layouts without derating at ambient temperatures up to +85°C.
Is the ADG467BRSZ-REEL latch-up immune, and what technology enables this?
Yes, the ADG467BRSZ-REEL is latch-up immune due to trench isolation - a dielectric oxide barrier physically separating NMOS and PMOS devices on the silicon die. This eliminates parasitic SCR formation, unlike junction-isolated processes. The ADG467BRSZ-REEL's latch-up immunity is guaranteed per JEDEC JESD78 and confirmed in the Trench Isolation section (Page 11) of its datasheet Rev. B.
ADG467BRSZ-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 20-SSOP (0.209", 5.30mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Voltage - Clamping:
- ±40V
- Technology:
- Mixed Technology
- Number of Circuits:
- 8
- Applications:
- General Purpose
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SSOP
ADG467BRSZ-REEL FAQ
1.How can I place an order for ADG467BRSZ-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADG467BRSZ-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADG467BRSZ-REEL reliable?
The price and inventory of ADG467BRSZ-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADG467BRSZ-REEL is usually 5 days.
3.What payment methods are accepted for ADG467BRSZ-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADG467BRSZ-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADG467BRSZ-REEL?
ADG467BRSZ-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADG467BRSZ-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADG467BRSZ-REEL?
For technical support, including ADG467BRSZ-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADG467BRSZ-REEL requirements.
6.How does Aetrix verify that ADG467BRSZ-REEL is sourced from the original manufacturer or authorized distributors?
All ADG467BRSZ-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADG467BRSZ-REEL meets industry standards.
7.What is the process for return or replacement of ADG467BRSZ-REEL?
All ADG467BRSZ-REEL units undergo pre-shipment inspection (PSI). If there is an issue with ADG467BRSZ-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADG467BRSZ-REEL part is unused and in its original packaging.
Return procedure for ADG467BRSZ-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADG467BRSZ-REEL Tags

-
ESD03A5V5R17V
Stackpole Electronics Inc

-
ESDU02A5V5R17V
Stackpole Electronics Inc
-
0603ESDA-MLP7
Eaton - Electronics Division
.jpg)
-
0603ESDA2-TR2
Eaton - Electronics Division

-
PS04LTVA1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP1
Eaton - Electronics Division
.jpg)
-
0402ESDA-MLP7
Eaton - Electronics Division

-
TPD2S017DBVR
Texas Instruments
.jpg)
-
V2F105A150Y2EDP
KYOCERA AVX

-
82307050029
Würth Elektronik
-
NCP360SNT1G
onsemi
.jpg)
-
V2F118A400Y2EDP
KYOCERA AVX
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

