Analog Devices Inc. ADG508ATCHIPS
- Part No.:
- ADG508ATCHIPS
- Manufacturer:
- Analog Devices Inc.
- Package:
- Die
- Datasheet:
-
ADG508ATCHIPS.pdf
- Description:
- IC MUX 8:1 300OHM DIE
- Quantity:
- Payment:

- Shipping:

Inventory:2,529
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADG508ATCHIPS from Analog Devices is a CMOS 8-channel analog multiplexer die, designed to route one of eight bidirectional analog inputs to a common output under 3-bit binary address control with active-high enable. It operates from single (10.8 V to 16.5 V) or dual (±10.8 V to ±16.5 V) supplies, features 280 Ω typical on-resistance, 20 pA typical off-leakage, and break-before-make switching-ideal for precision data acquisition systems requiring low charge injection and wide signal range (VSS to VDD).
For engineers reviewing the ADG508ATCHIPS datasheet, ADG508ATCHIPS pinout, ADG508ATCHIPS application, or ADG508ATCHIPS equivalent, this page delivers verified specifications, die-level functional context, package-agnostic electrical behavior, and validated alternative options for high-reliability analog signal routing in industrial and test equipment.
Technical Context
The ADG508ATCHIPS implements an enhanced LC2MOS process enabling full rail-to-rail analog signal handling (VSS to VDD) and operation across 10.8 V–16.5 V single or dual supplies. Its decoder logic accepts A0–A2 and EN to select exactly one of eight source terminals (S1–S8) to connect to the drain (D), with guaranteed break-before-make timing to prevent momentary shorts.
Digital inputs are TTL and 5 V CMOS compatible (VINH ≥ 2.4 V, VINL ≤ 0.8 V), and dynamic performance includes 200 ns typical transition time, 50 ns typical open delay, and 68 dB typical off-isolation at 100 kHz. Leakage remains stable across −40°C to +85°C, supporting extended temperature applications without derating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | VSS to VDD - supports full-supply-range signal routing without clipping in both single- and dual-supply configurations. |
| RON (typ) | 280 Ω at ±15 V - ensures minimal gain error and channel-to-channel matching in precision gain-setting or sensor-multiplexing circuits. |
| Off-Leakage (IS, typ) | 20 pA - enables use in high-impedance front-ends (e.g., photodiode amplifiers, electrometer-grade DAQ) without significant offset drift. |
| tTRANSITION (typ) | 200 ns - allows multiplexing at up to ~2 MHz channel-switching rates while maintaining settling integrity for 12-bit+ systems. |
| Charge Injection (QINJ) | 4 pC - minimizes voltage glitch on sampled-hold nodes, critical for accurate successive-approximation ADC input staging. |
| Supply Voltage Range | 10.8 V to 16.5 V (single or dual) - provides design margin for unregulated rails and compatibility with legacy ±15 V or +15 V industrial power domains. |
| Operating Temp Range | −40°C to +85°C (K-grade) - validated for commercial/industrial environments without thermal derating of RON or leakage. |
Pinout & Package
ADG508ATCHIPS is supplied as a bare die (no packaged leads); pin functionality follows the ADG508A standard die map. Terminal assignments are defined per the 16-pin DIP/SOIC footprint layout, with no physical package dimensions or lead count applicable.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | Binary Address Inputs | Selects one of eight channels (000 = S1→D, 111 = S8→D); CMOS/TTL-compatible thresholds ensure robust logic interfacing. |
| EN | Active-High Enable | When low, all switches disconnect; when high, address decoding is active-enables global channel gating in multi-mux systems. |
| S1–S8 | Source Terminals | Bidirectional analog I/O pins; each can serve as input or output depending on signal flow direction in the system topology. |
| D | Drain Terminal | Common analog port; connects to ADC input, PGA, or DAC output-functions as shared node for all selected channels. |
| VDD | Positive Supply Rail | Accepts 10.8–16.5 V in single-supply mode or +10.8 to +16.5 V in dual-supply mode; powers internal logic and switch array. |
| VSS | Negative Supply Rail | In dual supply: −10.8 to −16.5 V; in single supply: tied to GND-defines lower bound of analog signal range and switch threshold. |
| GND | Ground Reference | Logic ground reference for digital inputs; must be low-impedance and separated from analog return paths to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Break-Before-Make Switching | Guaranteed tOPEN ≥ 10 ns prevents transient shorting between channels during address transitions-critical for fault-tolerant sensor arrays. |
| VSS to VDD Analog Range | Full rail-to-rail conduction enables direct interface with ±10 V industrial sensors or 0–10 V PLC outputs without level-shifting circuitry. |
| Low Power Dissipation | 28 mW maximum at full supply - reduces thermal load in densely packed multichannel data loggers and portable instrumentation. |
| Enhanced LC2MOS Process | Enables 44 V absolute max rating and stable RON drift (0.6 %/°C) - supports long-term reliability in harsh environments with voltage transients. |
| TTL/CMOS-Compatible Inputs | Direct connection to microcontroller GPIO or FPGA I/O banks without level translators-simplifies digital control interface design. |
Applications
| Industrial Data Acquisition | Automated Test Equipment (ATE) |
|---|---|
|
Use Scenario: Multiplexing 8 thermocouple or RTD sensor outputs into a single high-resolution ADC channel. IC Role / Device Role / Timing Role: Analog signal router selecting one sensor per conversion cycle; break-before-make prevents cross-talk during hot-swap events. Use Value: Eliminates need for eight parallel ADCs while preserving 12-bit+ accuracy via low leakage (20 pA) and low charge injection (4 pC). |
Use Scenario: Routing calibration reference voltages and DUT signals to shared precision measurement circuitry. IC Role / Device Role / Timing Role: High-isolation (68 dB) analog switch enabling fast channel reconfiguration (<200 ns) between stimulus and measurement paths. Use Value: Reduces ATE channel count and improves test throughput without compromising measurement repeatability or crosstalk rejection. |
| Medical Instrumentation | Process Control Systems |
|
Use Scenario: Selecting among multiple biopotential electrode inputs (ECG, EEG) feeding a low-noise instrumentation amplifier. IC Role / Device Role / Timing Role: Low-leakage (20 pA typ), low-RON (280 Ω) analog switch minimizing input bias current errors and signal attenuation. Use Value: Maintains clinical-grade signal fidelity and common-mode rejection ratio (CMRR) across all 8 patient monitoring channels. |
Use Scenario: Scanning analog outputs from multiple PID controllers to a centralized analog recorder or HMI interface. IC Role / Device Role / Timing Role: Industrial-grade multiplexer operating reliably from −40°C to +85°C with 10.8–16.5 V supply tolerance. Use Value: Enables single-point diagnostics and trending without adding external power conditioning or temperature compensation circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG508AKRZ | Same die, assembled in 16-lead SOIC_N package with RoHS-compliant finish; identical electrical specs but includes bond wires and package parasitics. | Requires PCB footprint and thermal management for surface-mount assembly; not suitable for hybrid or custom substrate integration. | Select ADG508AKRZ when standard SMT assembly, reflow compatibility, and JEDEC-standard packaging are required. |
| ADG509A | Dual 4-channel differential architecture (S1A/S1B–S4A/S4B → DA/DB); 11 pF typical CD(off) vs. 22 pF for ADG508A; same RON, leakage, and supply specs. | Optimized for differential signal routing (e.g., balanced sensor interfaces, isolated ADC inputs); requires two matched channels per selection. | Choose ADG509A when differential signaling, common-mode noise rejection, or space-constrained dual-path routing is prioritized over 8:1 single-ended density. |
Compared with ADG508AKRZ, the ADG508ATCHIPS offers direct die-level integration for custom substrates and eliminates package-induced capacitance; versus ADG509A, it provides higher channel count in single-ended topology but lacks native differential pair support-selection depends on signal architecture and mechanical integration requirements.
Availability
ADG508ATCHIPS is available at Aetrix Electronics and suitable for industrial data acquisition, automated test equipment, medical instrumentation, and process control systems requiring stable component supply with traceable sourcing and long-lifecycle support.
Supply support for ADG508ATCHIPS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide.
The ADG508A product line was developed for precision analog signal routing in demanding industrial, instrumentation, and test applications-emphasizing low leakage, rail-to-rail operation, and robust switching integrity across wide temperature and supply ranges.
FAQ
What is the maximum supply voltage rating for ADG508ATCHIPS?
The ADG508ATCHIPS has an absolute maximum VDD to VSS rating of 44 V. This allows safe operation with supply margins up to ±22 V or +32 V/–32 V extremes, though functional specification is guaranteed only from 10.8 V to 16.5 V in single- or dual-supply modes. Exceeding 16.5 V may impact RON stability and leakage performance beyond datasheet limits.
Does ADG508ATCHIPS support single-supply operation?
Yes, ADG508ATCHIPS supports single-supply operation with VSS connected to GND and VDD ranging from 10.8 V to 16.5 V. In this configuration, the analog signal range is 0 V to VDD, and key parameters-including 500 Ω typical RON, 20 pA leakage, and 300 ns typical tTRANSITION-are fully specified and tested per Table 2 of the datasheet.
How is the ADG508ATCHIPS die mounted and interconnected?
ADG508ATCHIPS is supplied as an unpackaged silicon die with standard aluminum bond pads aligned to the 16-pin DIP/SOIC footprint. Mounting requires wire bonding or flip-chip attachment onto custom substrates or hybrid modules, with VDD, VSS, GND, and signal terminals routed per the pin function table-no solder reflow or SMT process applies.
What is the significance of break-before-make timing in ADG508ATCHIPS?
Break-before-make timing (tOPEN ≥ 10 ns minimum) guarantees that one channel fully disconnects before another connects, preventing momentary short-circuits between analog sources. This protects sensitive sensors, avoids loading conflicts in multi-source systems, and ensures signal integrity during dynamic channel scanning in the ADG508ATCHIPS.
Can ADG508ATCHIPS replace DG508A in existing designs?
ADG508ATCHIPS is a superior functional replacement for DG508A, offering lower leakage (20 pA vs. 100 pA typ), lower RON (280 Ω vs. 450 Ω typ), wider supply range (10.8–16.5 V vs. 10–16.5 V), and enhanced LC2MOS process reliability. Pinout and logic are identical, but die-level implementation requires adaptation of interconnect methodology-not a drop-in PCB replacement.
ADG508ATCHIPS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 300Ohm
- Channel-to-Channel Matching (ΔRon):
- 15Ohm
- Voltage - Supply, Single (V+):
- 10.8V ~ 16.5V
- Voltage - Supply, Dual (V±):
- ±10.8V ~ 16.5V
- Switch Time (Ton, Toff) (Max):
- 300ns, 300ns
- -3db Bandwidth:
- -
- Charge Injection:
- 4pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 22pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Die
ADG508ATCHIPS FAQ
1.How can I place an order for ADG508ATCHIPS through Aetrix?
Please submit a Request for Quotation (RFQ) for ADG508ATCHIPS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADG508ATCHIPS reliable?
The price and inventory of ADG508ATCHIPS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADG508ATCHIPS is usually 5 days.
3.What payment methods are accepted for ADG508ATCHIPS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADG508ATCHIPS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADG508ATCHIPS?
ADG508ATCHIPS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADG508ATCHIPS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADG508ATCHIPS?
For technical support, including ADG508ATCHIPS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADG508ATCHIPS requirements.
6.How does Aetrix verify that ADG508ATCHIPS is sourced from the original manufacturer or authorized distributors?
All ADG508ATCHIPS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADG508ATCHIPS meets industry standards.
7.What is the process for return or replacement of ADG508ATCHIPS?
All ADG508ATCHIPS units undergo pre-shipment inspection (PSI). If there is an issue with ADG508ATCHIPS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADG508ATCHIPS part is unused and in its original packaging.
Return procedure for ADG508ATCHIPS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADG508ATCHIPS Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

