My Inquiry
My Account
Analog Devices Inc. ADG512BRZ-REEL7
- Part No.:
- ADG512BRZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADG512BRZ-REEL7.pdf
- Description:
- IC SWITCH SPST-NOX4 30OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,597
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADG512BRZ-REEL7 from Analog Devices is a monolithic CMOS quad SPST analog switch with logic-high-enable control, 4.5 V to 5.5 V single-supply operation, <75 Ω typical on-resistance, <100 pA off-leakage, and break-before-make switching-used in precision sample-and-hold circuits, audio/video routing, and data acquisition front-ends.
For engineers reviewing the ADG512BRZ-REEL7 datasheet, ADG512BRZ-REEL7 pinout, ADG512BRZ-REEL7 application, or ADG512BRZ-REEL7 equivalent, key selection criteria include guaranteed break-before-make timing (200 ns typ), low charge injection (16 pC typ), TTL/CMOS-compatible digital inputs, and SOIC-16 packaging for space-constrained industrial instrumentation.
Technical Context
The ADG512BRZ-REEL7 implements four independent single-pole single-throw (SPST) switches using Analog Devices' LC2MOS process, enabling operation from +5 V single supply or ±5 V dual supplies. Its inverted logic interface requires high-level digital inputs to turn switches ON.
Each switch guarantees break-before-make operation to prevent channel shorting during state transitions, and features matched on-resistance (<75 Ω max at VDD = 4.5 V), ultra-low leakage (<0.1 nA max off-state), and fast switching (tON = 500 ns max, tOFF = 100 ns max) under RL = 300 Ω / CL = 35 pF load conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | 0 V to VDD - supports full-rail analog signals up to supply voltage in single-supply mode. |
| RON (max) | 75 Ω at VDD = 4.5 V - ensures minimal signal attenuation and gain error in precision gain paths. |
| Off-Leakage (max) | ±2.5 nA at TA = +85°C - preserves hold capacitor voltage integrity in sample-and-hold applications. |
| tON / tOFF (max) | 500 ns / 100 ns - enables sub-microsecond multiplexing in high-speed data acquisition systems. |
| Charge Injection (typ) | 16 pC - limits pedestal error and settling disturbance when switching high-impedance nodes. |
| Supply Voltage Range | +4.5 V to +5.5 V - compatible with standard 5 V logic rails and legacy industrial power domains. |
| Input Logic Threshold | VINH ≥ 2.4 V, VINL ≤ 0.8 V - ensures robust interfacing with TTL and CMOS microcontrollers. |
Pinout & Package
ADG512BRZ-REEL7 is housed in a 16-lead SOIC (R-16A) package with 1.27 mm pitch, 10.0 mm × 4.0 mm footprint, and gull-wing leads suitable for reflow soldering. Pin 1 is marked by a beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN1) | Digital Control Input | Logic-high activates S1–D1 switch; inverted control relative to ADG511. |
| 2 (D1) | Drain Terminal | Analog output path for Switch 1; bidirectional current flow capability (±30 mA continuous). |
| 3 (S1) | Source Terminal | Analog input path for Switch 1; connects to signal source or load depending on system topology. |
| 4 (VSS) | Negative Supply Rail | Connected to GND in single-supply mode; required for dual-supply biasing (–5 V). |
| 5 (GND) | Ground Reference | System ground return; decoupling capacitor must be placed near this pin for noise immunity. |
| 6 (S4) | Source Terminal | Analog input path for Switch 4; electrically isolated from other channels per LC2MOS process. |
| 7 (D4) | Drain Terminal | Analog output path for Switch 4; shares no internal conduction path with D1–D3. |
| 8 (IN4) | Digital Control Input | Logic-high activates S4–D4 switch; independent of IN1–IN3 timing behavior. |
| 9 (IN2) | Digital Control Input | Enables Switch 2; all four control inputs accept 3.3 V or 5 V logic levels. |
| 10 (D2) | Drain Terminal | Analog output path for Switch 2; exhibits same RON and leakage specs as D1/D3/D4. |
| 11 (S2) | Source Terminal | Analog input path for Switch 2; symmetric layout minimizes parasitic coupling between adjacent channels. |
| 12 (VDD) | Positive Supply Rail | +4.5 V to +5.5 V input; powers internal logic and analog switch transistors. |
| 13 (NC) | No Connect | Internally unconnected; must remain floating-no external tie or pull-up/down. |
| 14 (S3) | Source Terminal | Analog input path for Switch 3; identical electrical characteristics to S1/S2/S4. |
| 15 (D3) | Drain Terminal | Analog output path for Switch 3; maintains >68 dB off-isolation from other channels at 1 MHz. |
| 16 (IN3) | Digital Control Input | Enables Switch 3; all INx pins exhibit <0.1 µA input current across temperature. |
Key Features
| Feature | Design Value |
|---|---|
| Inverted logic control | Switches activate on logic HIGH-simplifies interface with active-high GPIOs and avoids external inverters. |
| Break-before-make guarantee | 200 ns minimum dead time prevents momentary shorting when multiple outputs share a common node. |
| LC2MOS process technology | Delivers <0.5 µW quiescent power (IDD < 1 µA) and <9 pF off-capacitance for minimal signal loading. |
| Trench-isolated construction | Eliminates latch-up risk under overvoltage transients-critical for ruggedized test equipment and field-deployed sensors. |
| Single-supply compatibility | Operates from +5 V only-enables direct integration into 5 V microcontroller-based DAQ modules without dual-rail regulators. |
Applications
| Sample-and-Hold Circuits | Audio Signal Routing |
|---|---|
Use Scenario: Precision analog sampling in data acquisition systems where hold capacitor voltage droop must be minimized over extended intervals. IC Role / Device Role / Timing Role: SPST switch controlling track/hold mode transition; break-before-make timing prevents feedthrough glitches during state change. Use Value: Ultra-low off-leakage (<2.5 nA max) and 16 pC charge injection reduce droop rate to ~15 µV/µs and pedestal error to ≤5 mV over ±3 V range. | Use Scenario: Channel selection in professional audio mixers requiring silent switching and minimal crosstalk between line-level inputs. IC Role / Device Role / Timing Role: Bidirectional analog switch routing microphone or instrument signals to ADC front-ends without DC bias disruption. Use Value: 85 dB channel-to-channel crosstalk and 68 dB off-isolation at 1 MHz suppress audible intermodulation in multi-channel audio paths. |
| Industrial Sensor Multiplexing | Legacy DAC/ADC Interface |
Use Scenario: Scanning multiple RTD or thermocouple inputs into a single precision ADC in PLC analog input modules. IC Role / Device Role / Timing Role: Quad SPST switch array sequentially connecting sensor bridges to excitation and measurement circuitry. Use Value: Matched <75 Ω on-resistance and <0.1 nA leakage ensure consistent gain scaling and offset stability across all four channels. | Use Scenario: Interfacing with 5 V-compatible converters such as AD7840, AD7870, and AD7874 in automated test equipment. IC Role / Device Role / Timing Role: Signal path switch isolating reference buffers or calibration sources from main conversion chain. Use Value: Full-rail analog range (0 V to VDD) and TTL/CMOS-compatible inputs enable seamless integration with existing 5 V DAC/ADC control buses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG511BRZ-REEL7 | Inverted logic polarity: switches activate on logic LOW instead of HIGH. | Requires complementary control signal generation; unsuitable where active-high GPIOs drive switches directly. | Select ADG511BRZ-REEL7 only when existing firmware or FPGA logic already asserts low-enable signals. |
| MAX4617ESE+ | Higher on-resistance (100 Ω max), wider supply range (±5 V to ±20 V), but no break-before-make guarantee. | Better suited for high-voltage industrial I/O, less appropriate for precision sample-and-hold where channel shorting must be avoided. | Choose MAX4617ESE+ only when operating beyond ±5 V or when break-before-make is not required. |
Compared with ADG512BRZ-REEL7, ADG511BRZ-REEL7 demands inverted control logic and cannot substitute without hardware or firmware modification, while MAX4617ESE+ trades guaranteed break-before-make and lower RON for extended voltage range-making ADG512BRZ-REEL7 optimal for 5 V precision signal routing where timing integrity and leakage are critical.
Availability
ADG512BRZ-REEL7 is available at Aetrix Electronics and suitable for precision data acquisition, battery-powered instrumentation, and industrial sensor multiplexing requiring stable component supply and long-term lifecycle support.
Supply support for ADG512BRZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The ADG512BRZ-REEL7 belongs to the ADG511/ADG512/ADG513 family of precision LC2MOS analog switches, designed specifically for low-leakage, low-distortion signal routing in data acquisition, instrumentation, and automatic test equipment.
FAQ
What is the maximum allowable analog signal voltage range for ADG512BRZ-REEL7 in single-supply operation?
The ADG512BRZ-REEL7 supports an analog signal range of 0 V to VDD in single-supply mode. With VDD = +4.5 V to +5.5 V, this corresponds to 0 V to +5.5 V. Exceeding these limits risks damage or undefined switching behavior, and analog inputs must remain within VSS – 2 V to VDD + 2 V per absolute maximum ratings.
Does ADG512BRZ-REEL7 require dual supplies to operate, or can it run from a single +5 V rail?
ADG512BRZ-REEL7 operates fully from a single +5 V supply (VDD = +4.5 V to +5.5 V, VSS = GND). Dual-supply operation (±5 V) is optional and used only when bipolar analog signal handling (e.g., ±3 V) is required. The device's LC2MOS process enables robust performance in either configuration without redesign.
How does the break-before-make timing of ADG512BRZ-REEL7 prevent channel interference in multiplexer configurations?
ADG512BRZ-REEL7 guarantees a minimum 200 ns break-before-make interval between switch transitions. This ensures that one channel fully disconnects before another connects-eliminating momentary short circuits when multiple drains are tied to a common node. This is essential in multiplexer topologies to avoid signal corruption or supply rail disturbances.
Can ADG512BRZ-REEL7 be used with 3.3 V logic control signals while powered from a +5 V supply?
Yes. ADG512BRZ-REEL7 accepts 3.3 V logic signals on its INx pins when VDD = +5 V: VINH ≥ 2.4 V (min) and VINL ≤ 0.8 V (max) are satisfied. Input current remains <0.1 µA, ensuring compatibility with modern low-voltage microcontrollers without level-shifting circuitry.
What is the thermal performance of ADG512BRZ-REEL7 in its SOIC package, and how does it affect long-term reliability?
ADG512BRZ-REEL7 in SOIC (R-16A) has a junction-to-ambient thermal impedance (θJA) of 77°C/W and a maximum power dissipation of 600 mW. At typical IDD < 1 µA and ultralow dynamic power, self-heating is negligible-ensuring stable RON and leakage performance across –40°C to +85°C industrial temperature range without heatsinking.
ADG512BRZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 30Ohm (Typ)
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 3V ~ 5.5V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 5.5V
- Switch Time (Ton, Toff) (Max):
- 200ns, 120ns (Typ)
- -3db Bandwidth:
- -
- Charge Injection:
- 11pC
- Channel Capacitance (CS(off), CD(off)):
- 9pF, 9pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -85dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADG512BRZ-REEL7 FAQ
1.How can I place an order for ADG512BRZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADG512BRZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADG512BRZ-REEL7 reliable?
The price and inventory of ADG512BRZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADG512BRZ-REEL7 is usually 5 days.
3.What payment methods are accepted for ADG512BRZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADG512BRZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADG512BRZ-REEL7?
ADG512BRZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADG512BRZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADG512BRZ-REEL7?
For technical support, including ADG512BRZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADG512BRZ-REEL7 requirements.
6.How does Aetrix verify that ADG512BRZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All ADG512BRZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADG512BRZ-REEL7 meets industry standards.
7.What is the process for return or replacement of ADG512BRZ-REEL7?
All ADG512BRZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADG512BRZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADG512BRZ-REEL7 part is unused and in its original packaging.
Return procedure for ADG512BRZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADG512BRZ-REEL7 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
