Analog Devices Inc. ADG731BSUZ
- Part No.:
- ADG731BSUZ
- Manufacturer:
- Analog Devices Inc.
- Package:
- 48-TQFP
- Datasheet:
-
ADG731BSUZ.pdf
- Description:
- IC MUX 32:1 5.5OHM 48TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,292
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADG731BSUZ from Analog Devices is a 32-channel, single-pole single-throw (SPST) analog multiplexer with 3-wire SPI-compatible serial interface, 4 Ω typical on-resistance at 5 V, 42 ns switching time, and rail-to-rail operation from 1.8 V to 5.5 V single supply or ±2.5 V dual supply. It serves as a high-density signal routing device in data acquisition front-ends where low distortion and fast channel selection are required.
For engineers reviewing the ADG731BSUZ datasheet, ADG731BSUZ pinout, ADG731BSUZ application, or ADG731BSUZ equivalent, key selection criteria include guaranteed break-before-make switching, <1 pC charge injection at 3 V, −72 dB off isolation at 1 MHz, 18 MHz −3 dB bandwidth, and compatibility with SPI/QSPI/MICROWIRE controllers in space-constrained industrial and optical systems.
Technical Context
The ADG731BSUZ implements a monolithic CMOS 32:1 analog multiplexer controlled by an 8-bit shift register updated via falling-edge-triggered SCLK synchronized to an active-low SYNC frame signal. Its internal architecture enforces strict break-before-make timing (≥1 ns minimum tD) and uses enhanced submicron process technology to achieve flat on-resistance (<0.5 Ω flatness) across the full 0 V to VDD analog range.
All 32 source terminals (S1–S32) connect to a common drain (D) under digital control; no differential or dual-bank functionality is implemented-unlike the ADG725. The device features power-on reset that initializes all switches to OFF and supports up to 30 MHz SCLK frequency with precise timing margins (t6 ≥ 40 ns SYNC low time, t7 ≥ 4.5 ns data setup).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channel Count | 32:1 single-ended analog multiplexer - routes one of 32 inputs to shared output D. |
| On Resistance (RON) | 4 Ω typ at VDD = 5 V - enables low insertion loss and minimal signal attenuation in precision measurement paths. |
| Switching Time (tTRANSITION) | 42 ns typ at 5 V - supports >10 MHz channel scanning rates in high-speed DAQ systems. |
| Charge Injection | 1 pC typ at VS = 0 V - reduces settling error and glitch energy in sample-and-hold and ADC input conditioning stages. |
| Off Isolation | −72 dB typ at 1 MHz - prevents crosstalk between inactive channels in multi-sensor monitoring applications. |
| Supply Range | 1.8 V to 5.5 V single supply or ±2.5 V dual supply - interoperable with 3.3 V and 5 V logic domains without level shifting. |
| Interface | 3-wire SPI-compatible (SYNC/SCLK/DIN) - requires no parallel bus overhead and integrates directly with microcontroller SPI peripherals. |
Pinout & Package
The ADG731BSUZ is available in a 48-lead LFCSP (7 mm × 7 mm, 0.75 mm height) and 48-lead TQFP package. Pin functions are identical across both packages per Analog Devices Rev. B datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| S1–S12, S25–S40 | Source Input/Output | Analog signal terminals; each connects to D when selected; support bidirectional signal flow. |
| S13–S24, S41–S48 | No Connect (NC) | Internally unconnected pads - must be left floating or tied to GND per layout guidelines. |
| D | Common Drain Output | Single analog output node shared by all 32 channels; routed to ADC, amplifier, or sensor interface. |
| VDD | Positive Supply | Primary power rail (1.8–5.5 V); two pins (13 & 14) for low-impedance decoupling and current sharing. |
| VSS | Negative Supply / GND | Connect to GND in single-supply mode; to −2.5 V in dual-supply operation. |
| SYNC | Frame Sync Input | Active-low enable for serial interface; initiates 8-bit shift register load and switch update on eighth SCLK fall. |
| DIN | Serial Data Input | MSB-first 8-bit address (A4–A0 + EN + CSA); latched on SCLK falling edge. |
| SCLK | Serial Clock Input | Falling-edge-triggered clock; supports up to 30 MHz - enables sub-33 ns bit period timing. |
| GND | Ground Reference | Signal and power return path; pin 23 provides dedicated low-noise ground connection. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog range | Supports full 0 V to VDD (or VSS to VDD) signal swing - preserves dynamic range in unipolar/bipolar sensor interfaces. |
| Guaranteed break-before-make | Prevents momentary shorting during channel transitions - critical for avoiding signal corruption in relay-replacement circuits. |
| Power-on reset | Ensures all 32 switches default to OFF state at power-up - eliminates undefined analog connections during system boot. |
| Low leakage current | ±1 nA max drain/source OFF leakage at 5.5 V - maintains accuracy in high-impedance pH, thermocouple, or photodiode front-ends. |
| Small footprint packaging | 7 mm × 7 mm LFCSP option reduces PCB area by >40% vs. TQFP - ideal for compact optical network modules and portable test equipment. |
Applications
| Optical Network Control Loop | Data Acquisition Front-End |
|---|---|
Use Scenario: Multiplexing position feedback signals from 32 MEMS mirror sensors in reconfigurable optical cross-connect systems. IC Role / Device Role / Timing Role: 32:1 analog multiplexer routing sensor outputs to a single 14-bit ADC (e.g., AD7894), synchronized via SPI from ADSP-2191L DSP. Use Value: Enables scalable port density without increasing ADC count or board real estate; 42 ns switching ensures <3.3 μs full-scan latency for closed-loop mirror positioning. |
Use Scenario: Channel selection in 32-channel medical ECG or EEG acquisition systems with programmable gain instrumentation amplifiers. IC Role / Device Role / Timing Role: High-fidelity analog switch preceding anti-alias filtering and ADC sampling; controlled by ARM Cortex-M4 SPI peripheral. Use Value: 4 Ω RON and <0.5 Ω flatness minimize channel-to-channel gain mismatch; −72 dB off isolation suppresses inter-channel crosstalk below clinical diagnostic thresholds. |
| Battery-Powered Portable Test Equipment | Automatic Test Equipment (ATE) Signal Routing |
Use Scenario: Low-power multiplexing of voltage/current stimulus signals in handheld multimeters or insulation testers operating from Li-ion cells. IC Role / Device Role / Timing Role: SPST switch selecting between calibration references, DUT inputs, and protection circuitry; powered from 3.3 V LDO. Use Value: 5 μA max IDD at 3.3 V extends battery life; 1.8 V minimum supply allows operation down to end-of-charge cell voltage. |
Use Scenario: Reconfigurable signal path routing in modular ATE platforms requiring fast, repeatable channel switching between DUT pins and measurement resources. IC Role / Device Role / Timing Role: High-reliability multiplexer in PXI or LXI chassis backplane; driven by FPGA-based SPI master with deterministic timing. Use Value: Guaranteed break-before-make and <1 pC charge injection ensure metrology-grade repeatability; 30 MHz SCLK tolerance supports <33.3 ns per-bit update cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG725BRUZ | Dual 16:1 configuration (DA/DB outputs); shares same 48-lead LFCSP/TQFP footprint and SPI interface but different shift register mapping (7-bit vs. 8-bit). | Requires redesign of control firmware and PCB routing to accommodate dual-output topology and separate bank enable bits (CSA/CSB). | Select only if dual independent signal paths are needed; not drop-in compatible due to differing truth table and pin function allocation. |
| MAX4618ESE+ | 16-channel, parallel 4-bit address interface; 6 Ω RON; no break-before-make guarantee; 16-pin SOIC package. | Lacks serial interface and high channel count; suited for simpler, lower-density designs where microcontroller GPIOs are available for direct addressing. | Choose when minimizing firmware complexity outweighs channel count and switching performance requirements; incompatible pinout and protocol. |
Compared with ADG725BRUZ and MAX4618ESE+, the ADG731BSUZ delivers highest channel density (32:1) with deterministic timing, lowest on-resistance flatness, and smallest footprint - making it optimal for space- and performance-critical serial-controlled multiplexing where single-output routing suffices.
Availability
ADG731BSUZ is available at Aetrix Electronics and suitable for optical network control loops, portable data acquisition systems, and automatic test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for ADG731BSUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADG731BSUZ belongs to the ADG7xx family of low-voltage, low-on-resistance CMOS analog switches designed specifically for precision signal routing in battery-powered, space-constrained, and high-channel-count instrumentation systems.
FAQ
What is the maximum clock frequency supported by the ADG731BSUZ serial interface?
The ADG731BSUZ supports a maximum SCLK frequency of 30 MHz, as specified in the Timing Characteristics table. This allows reliable 8-bit address loading within 267 ns (t1 = 33 ns min cycle time), enabling rapid channel updates in time-critical applications such as optical beam steering control loops where the ADG731BSUZ is commonly deployed.
Does the ADG731BSUZ require external pull-up resistors on its digital control lines?
No, the ADG731BSUZ does not require external pull-ups on SYNC, SCLK, or DIN. Its digital inputs have CMOS-compatible thresholds (VINH ≥ 2.4 V at 5 V supply) and leakage current ≤ ±0.5 μA, allowing direct connection to microcontroller GPIOs configured as push-pull outputs. Internal ESD protection diodes clamp overvoltage, but external termination is unnecessary for standard SPI interfacing.
Can the ADG731BSUZ operate with a 2.5 V single supply?
Yes, the ADG731BSUZ is fully specified for 1.8 V to 5.5 V single-supply operation, including 2.5 V. At VDD = 2.5 V, typical on-resistance increases to ~7 Ω (vs. 4 Ω at 5 V), and switching time extends to 60 ns, but all logic thresholds, leakage limits, and break-before-make timing remain guaranteed across the full industrial temperature range (−40°C to +85°C).
How is channel selection encoded in the ADG731BSUZ shift register?
The ADG731BSUZ uses an 8-bit shift register where bits [7:3] (A4–A0) encode the selected channel (0–31), bit [2] (EN) enables switching (0 = enable, 1 = all OFF), and bit [1] (CSA) is ignored (don't care). After eight SCLK falling edges following SYNC low assertion, the register contents update the switch state - for example, DIN = 0b00000000 selects S1, while 0b11111000 selects S32.
Is the ADG731BSUZ pin-compatible with the ADG731BRUZ?
Yes, the ADG731BSUZ (LFCSP) and ADG731BRUZ (TQFP) share identical pin numbering, terminal functions, and electrical specifications per Analog Devices documentation. Both are rated for −40°C to +85°C operation and support the same 48-pin footprint - enabling direct package substitution without PCB revision, provided thermal and mechanical constraints of the LFCSP variant are accommodated.
ADG731BSUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 32:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 5.5Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 1.8V ~ 5.5V
- Voltage - Supply, Dual (V±):
- ±2.5V
- Switch Time (Ton, Toff) (Max):
- -
- -3db Bandwidth:
- 18MHz
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 13pF, 260pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -72dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFP (7x7)
ADG731BSUZ FAQ
1.How can I place an order for ADG731BSUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADG731BSUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADG731BSUZ reliable?
The price and inventory of ADG731BSUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADG731BSUZ is usually 5 days.
3.What payment methods are accepted for ADG731BSUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADG731BSUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADG731BSUZ?
ADG731BSUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADG731BSUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADG731BSUZ?
For technical support, including ADG731BSUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADG731BSUZ requirements.
6.How does Aetrix verify that ADG731BSUZ is sourced from the original manufacturer or authorized distributors?
All ADG731BSUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADG731BSUZ meets industry standards.
7.What is the process for return or replacement of ADG731BSUZ?
All ADG731BSUZ units undergo pre-shipment inspection (PSI). If there is an issue with ADG731BSUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADG731BSUZ part is unused and in its original packaging.
Return procedure for ADG731BSUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADG731BSUZ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

