Analog Devices Inc. ADG901BCP-500RL7
- Part No.:
- ADG901BCP-500RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Switches
- Package:
- 8-WFDFN Exposed Pad, CSP
- Datasheet:
-
ADG901BCP-500RL7.pdf
- Description:
- IC SWITCH SPST 1.65-2.75V 8LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:6,450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADG901BCP-500RL7 from Analog Devices is an absorptive single-pole single-throw (SPST) RF switch optimized for 0 Hz to 4.5 GHz operation, delivering 40 dB off-isolation at 1 GHz, 0.8 dB insertion loss at 1 GHz, and 17 dBm P1dB compression point - enabling dc-coupled signal routing up to 0.5 V in antenna diversity and tuner modules.
For engineers reviewing the ADG901BCP-500RL7 datasheet, ADG901BCP-500RL7 pinout, ADG901BCP-500RL7 application, or ADG901BCP-500RL7 equivalent, key selection criteria include absorptive termination for VSWR stability, CMOS/LVTTL control compatibility (1.65 V–2.75 V), sub-10 ns switching times, and LFCSP package thermal performance in compact RF front-ends.
Technical Context
The ADG901BCP-500RL7 implements an absorptive SPST architecture with 50 Ω shunt terminations on both RF ports, ensuring stable input/output return loss (>25 dB at 1 GHz) regardless of switch state. Its CMOS-based control logic accepts 1.65 V–2.75 V logic levels and draws <1 µA quiescent current.
It operates across dc to 4.5 GHz (−3 dB bandwidth), supports dc bias up to 0.5 V without blocking capacitors, and achieves 28.5–36 dBm IP3 at 900 MHz - critical for low-distortion switching in digital transceiver front-ends and high-speed filter selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | DC to 4.5 GHz: Enables broadband RF routing including cellular, WiFi, and ISM bands without band-specific components. |
| Off Isolation | 40 dB at 1 GHz typical: Blocks unintended signal coupling between RF1 and RF2 in antenna diversity systems. |
| Insertion Loss | 0.8 dB at 1 GHz typical: Minimizes signal attenuation in active paths, preserving SNR in receiver chains. |
| P1dB Compression | 17 dBm at 1 GHz: Supports moderate-power transmit/receive switching without gain compression in portable radios. |
| Switching Time | tON = 3.6–6 ns, tOFF = 5.8–9.5 ns: Enables fast reconfiguration for time-division duplex (TDD) and dynamic filter bank selection. |
| Control Logic | CMOS/LVTTL compatible (VINH ≥ 1.7 V @ VDD = 2.5 V): Direct interface with baseband processors and FPGAs without level shifters. |
| Supply Voltage | 1.65 V to 2.75 V: Matches modern low-voltage SoC I/O domains and extends battery life in handheld devices. |
Pinout & Package
ADG901BCP-500RL7 uses an 8-lead Lead Frame Chip Scale Package (LFCSP), 3 mm × 3 mm body, 0.75 mm height, with exposed pad requiring connection to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VDD) | Positive power supply | Must be decoupled to GND with 0.1 µF capacitor; supplies internal CMOS logic and RF path bias. |
| 2 (CTRL) | Digital control input | CMOS/LVTTL-compatible logic signal: high = RF1–RF2 path enabled, low = RF1 isolated from RF2. |
| 3,5,6,7 (GND) | Ground reference | Low-inductance return path for RF and digital signals; all four pins must connect to solid ground plane. |
| 4 (RF1) | Input RF port | 50 Ω matched absorptive port; accepts dc-coupled signals ≤ 0.5 V; requires 50 Ω system impedance. |
| 8 (RF2) | Output RF port | 50 Ω matched absorptive port; provides consistent VSWR in both on/off states for source/load stability. |
| EPAD | Exposed thermal pad | Must be soldered to PCB ground plane to achieve θJA = 48°C/W (4-layer board) and ensure reliability at full RF power. |
Key Features
| Feature | Design Value |
|---|---|
| Absorptive (matched) SPST topology | 50 Ω shunt terminations on RF1/RF2 ensure <15 dB return loss in off-state and stable VSWR across frequency - critical for minimizing reflections into sensitive LNAs or PA stages. |
| DC-coupled operation | Supports 0 V to 0.5 V dc bias on RF ports without blocking capacitors - simplifies layout and enables baseband-to-RF signal routing in direct-conversion architectures. |
| Ultra-low power consumption | <1 µA IDD at VDD = 2.5 V enables always-on RF switching in battery-powered IoT sensors and wearable radios without compromising runtime. |
| High linearity | 36 dBm IP3 at 900 MHz and 17 dBm P1dB minimize intermodulation distortion in multi-carrier LTE/WiFi coexistence scenarios. |
| Fast, precise timing | 6 ns typical tON and 9.5 ns tOFF with <5.5 ns tRISE support TDD guard-band minimization and real-time reconfiguration in software-defined radios. |
Applications
| Antenna Diversity Switching | Tuner Module Signal Routing |
|---|---|
Use Scenario: Selecting between two or more antennas in mobile handsets or base stations based on RSSI or MIMO channel quality. IC Role / Device Role / Timing Role: Absorptive SPST switch isolating inactive antenna paths while maintaining 50 Ω match to prevent detuning of active antenna elements. Use Value: 40 dB isolation at 1 GHz ensures minimal crosstalk between antenna branches, improving receive sensitivity and reducing desense in crowded RF environments. |
Use Scenario: Routing RF signals between multiple band-select filters and mixer inputs in broadcast or cellular tuners. IC Role / Device Role / Timing Role: High-linearity, low-loss RF path selector enabling rapid filter bank reconfiguration without signal degradation. Use Value: 0.8 dB insertion loss preserves signal amplitude across filter chains, while 17 dBm P1dB supports strong broadcast signal handling without compression. |
| Dual-Band Transceiver Front-End | Digital IF Switching |
Use Scenario: Sharing a single RF front-end between LTE Band 1 and Band 3 (2100 MHz / 1800 MHz) using switched filter banks. IC Role / Device Role / Timing Role: Broadband absorptive switch providing dc-to-4.5 GHz continuity for dual-band operation with minimal group delay variation. Use Value: DC coupling allows seamless integration with zero-IF architectures; 4.5 GHz −3 dB bandwidth covers LTE-A carrier aggregation and 5G NR n1/n3 bands. |
Use Scenario: Multiplexing multiple IF outputs (e.g., 70 MHz, 140 MHz, 210 MHz) from parallel demodulators to a shared ADC in wideband receivers. IC Role / Device Role / Timing Role: Low-distortion, fast-switching SPST element enabling time-sliced IF sampling with <10 ns settling. Use Value: 36 dBm IP3 prevents intermodulation between adjacent IF channels, ensuring clean digitization in spectrum monitoring and radar applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF SPST switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG901BRMZ | Same die, MSOP-8 package (RM-8); higher θJA = 206°C/W; no exposed thermal pad. | Suitable for lower-power or less thermally constrained layouts where 3 mm × 3 mm LFCSP footprint is unavailable. | Select ADG901BRMZ when board space permits larger MSOP and thermal dissipation requirements are relaxed. |
| Qorvo QM11036 | Reflective SPST switch; 0 Ω shunt to GND; 37 dB isolation at 1 GHz; 0.7 dB IL; 20 dBm P1dB. | Requires external matching networks for VSWR control; not dc-coupled; better suited for high-power, non-sensitive source interfaces. | Choose QM11036 only if absorptive termination is unnecessary and higher P1dB is prioritized over dc coupling and reflection-free operation. |
Compared with ADG901BCP-500RL7, ADG901BRMZ offers identical RF performance but reduced thermal efficiency in dense layouts, while QM11036 trades absorptive matching and dc coupling for higher power handling - making ADG901BCP-500RL7 uniquely suited for compact, low-distortion, dc-coupled RF routing.
Availability
ADG901BCP-500RL7 is available at Aetrix Electronics and suitable for wireless communications infrastructure, tuner modules, and antenna diversity systems requiring stable component supply, RoHS-compliant packaging, and guaranteed long-term availability.
Supply support for ADG901BCP-500RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADG901BCP-500RL7 belongs to Analog Devices' high-frequency RF switch product line, engineered specifically for broadband, low-distortion, dc-coupled signal routing in space-constrained wireless front-ends.
FAQ
What is the maximum dc voltage that can be applied to the RF ports of the ADG901BCP-500RL7?
The ADG901BCP-500RL7 supports dc bias up to 0.5 V on its RF1 and RF2 ports without requiring external blocking capacitors. This dc-coupled capability is enabled by its internal absorptive architecture and is specified under all operating conditions per the Rev. D datasheet. Exceeding 0.5 V risks violating absolute maximum ratings and may degrade RF performance or cause permanent damage to the ADG901BCP-500RL7.
Does the ADG901BCP-500RL7 require external matching components for 50 Ω system operation?
No, the ADG901BCP-500RL7 is designed as an absorptive switch with integrated 50 Ω shunt terminations on both RF ports. When used in a 50 Ω environment, it delivers >25 dB return loss in the on-state and >15 dB in the off-state at 1 GHz without external matching. The ADG901BCP-500RL7's matched architecture eliminates the need for discrete baluns, transformers, or tuning stubs in most standard RF layouts.
What is the thermal resistance (θJA) of the ADG901BCP-500RL7 in a standard 4-layer PCB configuration?
In a standard 4-layer FR4 PCB with proper grounding of the exposed thermal pad, the ADG901BCP-500RL7 achieves θJA = 48°C/W, as documented in the Rev. D datasheet Absolute Maximum Ratings table. This value assumes the EPAD is fully soldered to an internal ground plane. Failure to connect the EPAD reduces thermal performance significantly - for example, to 84°C/W on a 2-layer board - and may limit continuous RF power handling in the ADG901BCP-500RL7.
Can the ADG901BCP-500RL7 operate with a 1.8 V supply, and how does that affect RF performance?
Yes, the ADG901BCP-500RL7 is fully specified for operation from 1.65 V to 2.75 V, including 1.8 V. At 1.8 V, insertion loss increases by ~0.1–0.2 dB and off-isolation decreases by ~3–5 dB versus 2.5 V operation, as shown in Figures 6–8 of the datasheet. These shifts remain within specification limits, and the ADG901BCP-500RL7 maintains full functionality, including dc coupling and CMOS/LVTTL compatibility, at 1.8 V.
How does the ADG901BCP-500RL7 differ from the ADG902 in terms of RF port behavior?
The ADG901BCP-500RL7 is an absorptive switch with 50 Ω shunt terminations, ensuring stable 50 Ω VSWR on both RF ports in on/off states. In contrast, the ADG902 is reflective, with 0 Ω shunt-to-ground, resulting in poor off-state VSWR. This makes the ADG901BCP-500RL7 essential for applications requiring minimal signal reflection - such as feeding LNAs or PAs - whereas the ADG902 suits cost-sensitive, non-critical paths where matching is handled externally.
ADG901BCP-500RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Obsolete
- RF Type:
- General Purpose
- Topology:
- Absorptive
- Circuit:
- SPST
- Frequency Range:
- -
- Isolation:
- -
- Insertion Loss:
- -
- Test Frequency:
- -
- P1dB:
- 17dBm (typ) P1dB
- IIP3:
- 36dBm (typ)
- Features:
- -
- Impedance:
- 50Ohm
- Voltage - Supply:
- 1.65V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-LFCSP (3x3)
ADG901BCP-500RL7 FAQ
1.How can I place an order for ADG901BCP-500RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADG901BCP-500RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADG901BCP-500RL7 reliable?
The price and inventory of ADG901BCP-500RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADG901BCP-500RL7 is usually 5 days.
3.What payment methods are accepted for ADG901BCP-500RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADG901BCP-500RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADG901BCP-500RL7?
ADG901BCP-500RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADG901BCP-500RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADG901BCP-500RL7?
For technical support, including ADG901BCP-500RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADG901BCP-500RL7 requirements.
6.How does Aetrix verify that ADG901BCP-500RL7 is sourced from the original manufacturer or authorized distributors?
All ADG901BCP-500RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADG901BCP-500RL7 meets industry standards.
7.What is the process for return or replacement of ADG901BCP-500RL7?
All ADG901BCP-500RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADG901BCP-500RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADG901BCP-500RL7 part is unused and in its original packaging.
Return procedure for ADG901BCP-500RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADG901BCP-500RL7 Tags

-
BGS13SN8E6327XTSA1
Infineon Technologies

-
BGS12WN6E6327XTSA1
Infineon Technologies

-
BGS12P2L6E6327XTSA1
Infineon Technologies

-
BGS12PN10E6327XTSA1
Infineon Technologies

-
NJG1801K75-TE1
Nisshinbo Micro Devices Inc.

-
BGS14PN10E6327XTSA1
Infineon Technologies

-
SKY13348-374LF
Skyworks Solutions Inc.

-
4259-63
pSemi

-
PE42421SCAA-Z
pSemi

-
AS179-92LF
Skyworks Solutions Inc.

-
SKY13351-378LF
Skyworks Solutions Inc.

-
AS215-92LF
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

