Analog Devices Inc. ADG936BCP-500RL7
- Part No.:
- ADG936BCP-500RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Switches
- Package:
- 20-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADG936BCP-500RL7.pdf
- Description:
- IC SW DUAL SPDT ABSORPT 20LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADG936BCP-500RL7 from Analog Devices is an absorptive dual SPDT RF switch optimized for wideband operation up to 4 GHz, delivering 36 dB off-isolation at 1 GHz, 0.9 dB insertion loss at 1 GHz, and CMOS/LVTTL-compatible control logic with single 1.65 V to 2.75 V supply. It serves as a matched RF signal routing element in antenna diversity and transceiver front-end designs.
For engineers reviewing the ADG936BCP-500RL7 datasheet, ADG936BCP-500RL7 pinout, ADG936BCP-500RL7 application, or ADG936BCP-500RL7 equivalent, key selection criteria include absorptive port termination (50 Ω shunt), 20-lead LFCSP package footprint, sub-14 ns switching times, −40°C to +85°C industrial temperature range, and RF performance validated to 1 GHz with guaranteed isolation and return loss specs.
Technical Context
The ADG936BCP-500RL7 implements two independent absorptive SPDT switches using a CMOS process, each with 50 Ω terminated shunt legs to ensure stable VSWR regardless of switch state. Its on-board CMOS control logic accepts 1.65 V–2.75 V logic levels and eliminates external level-shifting circuitry.
It operates across dc to 4 GHz (−3 dB bandwidth), maintains ≥31 dB off-isolation up to 1 GHz, and achieves ≤1.25 dB insertion loss at 1 GHz under 2.5 V supply. Video feedthrough is limited to 3 mVp-p, and third-order intercept (IP3) reaches 27.5 dBm at 900 MHz, supporting low-distortion RF routing in ISM-band systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Frequency | DC to 4 GHz (−3 dB bandwidth); enables broadband ISM-band and cellular front-end switching without band-specific components. |
| Off Isolation @ 1 GHz | 31 dB min / 36 dB typ; ensures strong Tx/Rx channel separation in transceiver architectures. |
| Insertion Loss @ 1 GHz | 0.9 dB typ / 1.25 dB max; minimizes RF path attenuation in high-gain receiver chains. |
| Supply Voltage | 1.65 V to 2.75 V; compatible with modern low-voltage SoC I/O domains and battery-powered RF modules. |
| Switching Time (tON) | 11 ns min / 14 ns max; supports fast TDD mode transitions and time-division multiplexing in LTE/Wi-Fi systems. |
| Package | 20-lead 4 mm × 4 mm LFCSP (CP-20-6); exposes thermal pad for enhanced RF thermal stability and compact PCB layout. |
| Temperature Range | −40°C to +85°C; qualified for industrial and consumer wireless infrastructure applications. |
Pinout & Package
ADG936BCP-500RL7 uses a 20-lead Lead Frame Chip Scale Package (LFCSP_WQ), 4 mm × 4 mm body, with exposed thermal pad tied to GND. Pin 1 is marked by corner cut; EP must be soldered to ground plane for thermal and RF performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA, INB | Digital control inputs | CMOS/LVTTL-compatible logic pins controlling SPDT A and B independently; no external pull-ups required. |
| RFCA, RFCB | Common RF ports | 50 Ω matched input/output nodes; absorptive termination ensures consistent VSWR in both ON and OFF states. |
| RF1A, RF2A, RF1B, RF2B | Switched RF ports | 50 Ω-terminated RF paths; RF1x connects when INx = 1, RF2x when INx = 0 (per truth table). |
| VDD | Power supply | Single 1.65–2.75 V rail; requires local 10 µF decoupling to GND per datasheet test circuit. |
| GND (11 pins) | Ground reference | Multiple dedicated GND pins minimize ground inductance; all must connect to low-impedance RF ground plane. |
| EP | Exposed thermal pad | Electrically and thermally connected to substrate/GND; mandatory for thermal dissipation and RF return path integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Absorptive architecture | 50 Ω shunt termination on all RF ports ensures <1.5:1 VSWR in both ON and OFF states-critical for antenna matching and source protection. |
| Low distortion | IP3 = 27.5 dBm (min) at 900 MHz enables clean multi-tone operation in FDD/TDD transceivers without intermodulation degradation. |
| Ultra-low power | IDD ≤ 1 µA max allows integration into always-on RF monitoring paths and battery-constrained IoT nodes. |
| No DC blocking required | True dc-coupled RF path supports baseband-to-RF switching without series capacitors-reducing BOM count and insertion loss. |
| Fast switching | tON/tOFF ≤ 14 ns enables sub-70 ns full path reconfiguration-suitable for dynamic filter bank selection in SDR platforms. |
Applications
| Antenna Diversity Switching | Dual-Band Transceiver Front End |
|---|---|
|
Use Scenario: Dynamically selecting between primary and auxiliary antennas in smartphone or Wi-Fi 6E client devices to mitigate fading. IC Role / Device Role / Timing Role: Absorptive dual SPDT routing RF signals from two antennas to a single tuner or LNA while maintaining impedance match. Use Value: 36 dB isolation prevents cross-coupling between antenna paths; 0.9 dB insertion loss preserves SNR in weak-signal conditions. |
Use Scenario: Separating Tx and Rx paths in a 2.4 GHz/5 GHz dual-band Wi-Fi radio with shared PA/LNA and antenna. IC Role / Device Role / Timing Role: Dual SPDT switch enabling time-multiplexed Tx/Rx operation with simultaneous band selection. Use Value: Sub-14 ns switching supports tight TDD guard intervals; absorptive design avoids reflected energy damaging PA output stage. |
| High-Speed Filter Bank Selection | Tuner Module Signal Routing |
|
Use Scenario: Selecting among multiple SAW/BAW filters in a software-defined radio front end operating across 700 MHz–2.7 GHz. IC Role / Device Role / Timing Role: RF signal router directing IF or RF signals to band-specific filtering before ADC or mixer stages. Use Value: 4 GHz bandwidth accommodates harmonics and adjacent-channel rejection; low crosstalk (<37 dB) prevents filter leakage. |
Use Scenario: Channel selection and signal path management inside digital TV or satellite set-top box tuners. IC Role / Device Role / Timing Role: Dual SPDT switch managing RF input routing between LNB, terrestrial antenna, and internal signal processing blocks. Use Value: Industrial temperature rating (−40°C to +85°C) ensures reliability in enclosed chassis; 1 µA quiescent current reduces standby power. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT RF switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC646LP2E | Reflective dual SPDT; 0 Ω shunt termination; higher P1dB (+22 dBm); 24-lead QFN package. | Requires external matching networks for VSWR control; better suited for high-power Tx paths than absorptive-sensitive Rx chains. | Select HMC646LP2E only if system-level VSWR tolerance permits reflective behavior and higher RF power handling is required. |
| ADGM1304 | MEMS-based absorptive SP4T; 13 GHz bandwidth; 1.8 V logic; larger 24-lead LGA package. | Supports wider frequency coverage but slower switching (~10 µs); not drop-in due to different topology and pinout. | Choose ADGM1304 when >4 GHz operation or ultra-low insertion loss (<0.5 dB) at mmWave frequencies is mandatory. |
Compared with HMC646LP2E and ADGM1304, ADG936BCP-500RL7 offers the optimal balance of absorptive port matching, sub-14 ns speed, and 4 GHz bandwidth in a compact 4 mm × 4 mm LFCSP-making it the preferred choice for space-constrained, low-distortion ISM-band diversity and front-end switching where VSWR stability is critical.
Availability
ADG936BCP-500RL7 is available at Aetrix Electronics and suitable for wireless communications infrastructure, antenna diversity modules, and digital transceiver front-end designs requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for ADG936BCP-500RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADG9xx family was designed specifically for wideband, low-power RF signal routing in ISM-band and cellular front ends-emphasizing absorptive matching, fast switching, and single-supply CMOS compatibility.
FAQ
What is the RF bandwidth supported by the ADG936BCP-500RL7?
The ADG936BCP-500RL7 supports RF operation from dc to 4 GHz (−3 dB bandwidth), with specified performance-including insertion loss, isolation, and return loss-guaranteed up to 1 GHz. Its absorptive architecture maintains consistent 50 Ω port matching across this full range, making ADG936BCP-500RL7 suitable for multiband ISM, Bluetooth, Zigbee, and early 5G FR1 front-end applications.
Is the ADG936BCP-500RL7 pin-compatible with the ADG936BRU-500RL7?
No, ADG936BCP-500RL7 and ADG936BRU-500RL7 are not pin-compatible. ADG936BCP-500RL7 uses a 20-lead 4 mm × 4 mm LFCSP (CP-20-6) package with exposed thermal pad, while ADG936BRU-500RL7 uses a 20-lead TSSOP (RU-20) package. Pin numbering and physical layout differ significantly; PCB redesign is required when substituting between these variants of ADG936BCP-500RL7.
Does the ADG936BCP-500RL7 require external DC blocking capacitors?
No, the ADG936BCP-500RL7 supports true dc-coupled RF operation and does not require external DC blocking capacitors on any RF port. Its internal architecture allows direct connection of dc-biased RF sources or loads-reducing component count, insertion loss, and board area. This capability is confirmed in the General Description and Applications sections of the ADG936BCP-500RL7 datasheet.
What is the maximum RF input power the ADG936BCP-500RL7 can handle?
The ADG936BCP-500RL7 has a 1 dB compression point (P–1 dB) of 16 dBm at 1000 MHz and supports up to 16 dBm input power with 0.5 V dc bias (per Table 1). Absolute maximum RF input power is rated at 18 dBm. Exceeding these limits risks distortion, gain compression, or permanent damage-so system-level power budgeting must respect ADG936BCP-500RL7's specified RF handling capability.
How does the absorptive architecture of the ADG936BCP-500RL7 improve system-level RF performance?
The absorptive architecture of ADG936BCP-500RL7 terminates OFF-state RF ports with 50 Ω resistive loads, ensuring stable VSWR (<1.5:1) regardless of switch state. This prevents reflected energy from disrupting upstream components-such as power amplifiers or LNA input stages-and improves overall signal integrity in sensitive receive paths. Unlike reflective switches, ADG936BCP-500RL7 eliminates the need for external matching networks in most applications.
ADG936BCP-500RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Obsolete
- RF Type:
- General Purpose
- Topology:
- Absorptive
- Circuit:
- 2 x SPDT
- Frequency Range:
- -
- Isolation:
- -
- Insertion Loss:
- -
- Test Frequency:
- -
- P1dB:
- 16dBm (typ) P1dB
- IIP3:
- 32dBm (typ)
- Features:
- -
- Impedance:
- 50Ohm
- Voltage - Supply:
- 1.65V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-LFCSP (4x4)
ADG936BCP-500RL7 FAQ
1.How can I place an order for ADG936BCP-500RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADG936BCP-500RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADG936BCP-500RL7 reliable?
The price and inventory of ADG936BCP-500RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADG936BCP-500RL7 is usually 5 days.
3.What payment methods are accepted for ADG936BCP-500RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADG936BCP-500RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADG936BCP-500RL7?
ADG936BCP-500RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADG936BCP-500RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADG936BCP-500RL7?
For technical support, including ADG936BCP-500RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADG936BCP-500RL7 requirements.
6.How does Aetrix verify that ADG936BCP-500RL7 is sourced from the original manufacturer or authorized distributors?
All ADG936BCP-500RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADG936BCP-500RL7 meets industry standards.
7.What is the process for return or replacement of ADG936BCP-500RL7?
All ADG936BCP-500RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADG936BCP-500RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADG936BCP-500RL7 part is unused and in its original packaging.
Return procedure for ADG936BCP-500RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADG936BCP-500RL7 Tags

-
BGS13SN8E6327XTSA1
Infineon Technologies

-
BGS12WN6E6327XTSA1
Infineon Technologies

-
BGS12P2L6E6327XTSA1
Infineon Technologies

-
BGS12PN10E6327XTSA1
Infineon Technologies

-
NJG1801K75-TE1
Nisshinbo Micro Devices Inc.

-
BGS14PN10E6327XTSA1
Infineon Technologies

-
SKY13348-374LF
Skyworks Solutions Inc.

-
4259-63
pSemi

-
PE42421SCAA-Z
pSemi

-
AS179-92LF
Skyworks Solutions Inc.

-
SKY13351-378LF
Skyworks Solutions Inc.

-
AS215-92LF
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

