Analog Devices Inc. ADG936BCP-R-500RL7
- Part No.:
- ADG936BCP-R-500RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Switches
- Package:
- 20-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADG936BCP-R-500RL7.pdf
- Description:
- IC SW DUAL SPDT REFLECT 20LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:5,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADG936BCP-R-500RL7 from Analog Devices is an absorptive dual SPDT RF switch optimized for high-isolation, low-loss signal routing up to 4 GHz. It operates from 1.65 V to 2.75 V, delivers 36 dB off-isolation at 1 GHz and 0.9 dB insertion loss at 1 GHz, and features CMOS/LVTTL-compatible control logic. It is used in antenna diversity switching and dual-band transceiver front ends.
For engineers reviewing the ADG936BCP-R-500RL7 datasheet, ADG936BCP-R-500RL7 pinout, ADG936BCP-R-500RL7 application, or ADG936BCP-R-500RL7 equivalent, key selection criteria include its absorptive architecture (50 Ω terminated shunt legs), 20-lead LFCSP package, −40°C to +85°C industrial temperature range, and suitability for ISM-band wireless systems requiring minimal RF reflection.
Technical Context
The ADG936BCP-R-500RL7 implements two independent SPDT switches fabricated in a CMOS process, with matched 50 Ω terminations on all shunt legs to ensure stable VSWR across both on- and off-states. Its absorptive design eliminates reflected energy at off ports, enabling clean signal routing in sensitive RF paths without external termination.
On-chip CMOS control logic accepts 1.65 V–2.75 V digital inputs compatible with both CMOS and LVTTL levels, eliminating external level-shifting circuitry. Switching times are tightly controlled - tON ≤ 14 ns and tOFF ≤ 13 ns - supporting high-speed reconfiguration in time-division duplex (TDD) systems and fast filter bank selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Frequency | DC to 4 GHz (−3 dB bandwidth); supports full ISM bands and Wi-Fi 2.4 GHz without performance degradation. |
| Off Isolation @ 1 GHz | 36 dB typical; ensures >99.9% signal attenuation between RFCx and RF1x/RF2x in off-state, critical for Tx/Rx isolation. |
| Insertion Loss @ 1 GHz | 0.9 dB typical; minimizes RF path loss in active signal routing, preserving SNR in receiver chains and PA output efficiency. |
| Supply Voltage Range | 1.65 V to 2.75 V; enables direct interface with low-voltage SoCs and battery-powered RF modules without regulators. |
| Quiescent Current | 1 µA maximum; supports ultra-low-power operation in always-on diversity receivers and IoT edge nodes. |
| Switching Time (tON) | 14 ns max; allows sub-70 ns full channel reconfiguration, suitable for LTE/WiMAX TDD frame timing. |
| Input Power Handling | 16 dBm @ 0.5 V dc bias; supports direct integration into 50 Ω transmitter output stages without external attenuators. |
Pinout & Package
ADG936BCP-R-500RL7 is housed in a 4 mm × 4 mm, 20-lead LFCSP_WQ (CP-20-6) package with exposed pad tied to GND. This thermally enhanced lead-frame chip-scale package provides low θJA = 30.4°C/W on 4-layer boards, supporting compact RF layout and reliable power dissipation in dense PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA, INB | Digital control inputs | CMOS/LVTTL-compatible logic pins controlling SPDT A and B independently; low input leakage (±1 µA) avoids loading MCU GPIOs. |
| RFCA, RFCB | Common RF ports | 50 Ω matched input/output ports for each SPDT; absorptive termination ensures consistent VSWR regardless of switch state. |
| RF1A, RF2A, RF1B, RF2B | RF throw ports | 50 Ω matched RF outputs; each pair routes signal from RFCx to either RF1x (INx = 0) or RF2x (INx = 1) per truth table. |
| VDD | Power supply | Single 1.65–2.75 V rail powers analog core and digital logic; requires local 10 µF decoupling per datasheet Figure 19. |
| GND (11 pins) | Ground reference | Multiple dedicated ground pins minimize return-path inductance; exposed pad must be soldered to solid GND plane for RF stability. |
Key Features
| Feature | Design Value |
|---|---|
| Absorptive dual SPDT architecture | 50 Ω shunt terminations on all RF ports deliver stable <1.5:1 VSWR in both on/off states, eliminating need for external matching networks. |
| High-frequency performance | −3 dB bandwidth extends to 4 GHz, enabling use in 5G FR1 sub-6 GHz front ends and UWB applications without bandwidth limitation. |
| Low distortion | IP3 = 32 dBm @ 900 MHz ensures minimal intermodulation in multi-carrier systems such as LTE-A carrier aggregation. |
| Fast, deterministic switching | tRISE/tFALL ≤ 8 ns guarantees monotonic RF transitions, preventing transient glitches during high-speed filter or antenna switching. |
| Robust RF port protection | 18 dBm absolute maximum input power and ESD rating of 1 kV support handling of hot-plug events and board-level ESD transients. |
Applications
| Antenna Diversity Switching | Tuner Module Signal Routing |
|---|---|
|
Use Scenario: Selecting among multiple antennas in mobile handsets or set-top boxes based on real-time RSSI feedback. IC Role / Device Role / Timing Role: Dual SPDT switch routing RF from tuner IC to primary or diversity antenna while maintaining isolation between paths. Use Value: 36 dB off-isolation prevents desensitization of active receive chain by signals coupled from inactive antenna path. |
Use Scenario: Dynamically selecting between band-specific SAW filters in broadcast TV or DVB-T tuners. IC Role / Device Role / Timing Role: Absorptive RF switch enabling glitch-free filter bank reconfiguration during channel change. Use Value: 0.9 dB insertion loss preserves tuner sensitivity; 50 Ω match prevents passband ripple caused by impedance mismatch. |
| Dual-Band Transceiver Front End | Wi-Fi 2.4/5 GHz Band Selection |
|
Use Scenario: Sharing a single RF front-end between 2G/3G/4G cellular bands using software-defined configuration. IC Role / Device Role / Timing Role: Dual SPDT isolating transmit/receive paths and routing signals to appropriate PA/LNA chains. Use Value: 14 ns tON supports LTE TDD guard intervals; absorptive design avoids reflected energy damaging PA output stage. |
Use Scenario: Switching between 2.4 GHz and 5 GHz RF sections in dual-band Wi-Fi access points or client devices. IC Role / Device Role / Timing Role: High-isolation SPDT directing RF from common transceiver IC to respective band-specific front-end modules. Use Value: 4 GHz bandwidth covers both ISM bands; 1 µA quiescent current enables low-power coexistence mode during band idle periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG918BRMZ-REEL7 | Single SPDT, same 4 GHz bandwidth and absorptive architecture, but only one switch per package. | Suitable for single-path applications like simple Tx/Rx switching; lacks dual-channel capability of ADG936BCP-R-500RL7. | Select when space or cost constraints favor single-switch integration and dual-path routing is unnecessary. |
| Qorvo QM11036TR13 | Reflective dual SPDT, 5 GHz bandwidth, 3.3 V operation, higher P1dB (+23 dBm), no internal 50 Ω termination. | Requires external 50 Ω shunt resistors for absorptive behavior; better suited for high-power base station front ends than portable devices. | Choose for higher-frequency or higher-power applications where external termination is acceptable and 3.3 V supply is available. |
Compared with ADG936BCP-R-500RL7, ADG918BRMZ-REEL7 reduces channel count but retains identical RF performance per switch, while QM11036TR13 trades absorptive convenience for extended bandwidth and power handling - requiring careful impedance management in PCB layout.
Availability
ADG936BCP-R-500RL7 is available at Aetrix Electronics and suitable for antenna diversity switching, tuner module signal routing, and dual-band transceiver front ends requiring stable component supply across automotive infotainment, industrial wireless sensors, and consumer broadband equipment.
Supply support for ADG936BCP-R-500RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The ADG9xx family was designed specifically for wideband, low-distortion RF switching in ISM-band and sub-1 GHz wireless systems - prioritizing absorptive matching, low voltage operation, and seamless integration with digital baseband controllers.
FAQ
What is the difference between ADG936BCP-R-500RL7 and ADG936BCPZ-RL7?
The ADG936BCP-R-500RL7 and ADG936BCPZ-RL7 share identical electrical specifications and LFCSP package, but differ in ordering designation: "-R" denotes the absorptive version (ADG936), while "-R-500RL7" specifies reel quantity (500 units) and tape-and-reel packaging. Both are absorptive dual SPDT switches with 50 Ω terminations; the "Z" suffix indicates RoHS compliance, which applies to both variants per Analog Devices' standard manufacturing.
Does ADG936BCP-R-500RL7 require external DC blocking capacitors?
No, ADG936BCP-R-500RL7 does not require external DC blocking capacitors on its RF ports. Its internal CMOS architecture and 50 Ω matched design allow direct AC-coupled or DC-coupled RF signal routing. The datasheet explicitly states "no requirement for dc blocking capacitors" as a key system-level benefit, simplifying front-end design and reducing bill-of-materials count.
Can ADG936BCP-R-500RL7 operate from a 1.8 V supply?
Yes, ADG936BCP-R-500RL7 is fully specified to operate from 1.65 V to 2.75 V, including 1.8 V. At 1.8 V, insertion loss remains ≤1.25 dB at 1 GHz and off-isolation stays ≥31 dB, meeting all key RF specs. Digital inputs maintain CMOS/LVTTL compatibility, with VINH = 0.65 × VDD and VINL = 0.35 × VDD thresholds ensuring robust logic recognition.
What is the thermal resistance (θJA) of ADG936BCP-R-500RL7 in its LFCSP package?
The ADG936BCP-R-500RL7 in the 4 mm × 4 mm LFCSP (CP-20-6) package has a junction-to-ambient thermal resistance (θJA) of 30.4°C/W when mounted on a 4-layer PCB with proper thermal vias to internal ground planes. This value assumes the exposed pad is soldered to a solid GND plane - a mandatory layout requirement per the datasheet Pin Configurations section to ensure RF stability and thermal reliability.
Is ADG936BCP-R-500RL7 pin-compatible with ADG936BRU-500RL7?
No, ADG936BCP-R-500RL7 is not pin-compatible with ADG936BRU-500RL7. They share identical functionality and logic, but differ in package: ADG936BCP-R-500RL7 uses the 20-lead LFCSP (CP-20-6), while ADG936BRU-500RL7 uses the 20-lead TSSOP (RU-20). Pin numbering and physical layout differ significantly - see Figures 5 and 6 in the datasheet - requiring separate PCB footprints and layout validation.
ADG936BCP-R-500RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Obsolete
- RF Type:
- General Purpose
- Topology:
- Reflective
- Circuit:
- 2 x SPDT
- Frequency Range:
- -
- Isolation:
- -
- Insertion Loss:
- -
- Test Frequency:
- -
- P1dB:
- 16dBm (typ) P1dB
- IIP3:
- 32dBm (typ)
- Features:
- -
- Impedance:
- 50Ohm
- Voltage - Supply:
- 1.65V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-LFCSP (4x4)
ADG936BCP-R-500RL7 FAQ
1.How can I place an order for ADG936BCP-R-500RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADG936BCP-R-500RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADG936BCP-R-500RL7 reliable?
The price and inventory of ADG936BCP-R-500RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADG936BCP-R-500RL7 is usually 5 days.
3.What payment methods are accepted for ADG936BCP-R-500RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADG936BCP-R-500RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADG936BCP-R-500RL7?
ADG936BCP-R-500RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADG936BCP-R-500RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADG936BCP-R-500RL7?
For technical support, including ADG936BCP-R-500RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADG936BCP-R-500RL7 requirements.
6.How does Aetrix verify that ADG936BCP-R-500RL7 is sourced from the original manufacturer or authorized distributors?
All ADG936BCP-R-500RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADG936BCP-R-500RL7 meets industry standards.
7.What is the process for return or replacement of ADG936BCP-R-500RL7?
All ADG936BCP-R-500RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADG936BCP-R-500RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADG936BCP-R-500RL7 part is unused and in its original packaging.
Return procedure for ADG936BCP-R-500RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADG936BCP-R-500RL7 Tags

-
BGS13SN8E6327XTSA1
Infineon Technologies

-
BGS12WN6E6327XTSA1
Infineon Technologies

-
BGS12P2L6E6327XTSA1
Infineon Technologies

-
BGS12PN10E6327XTSA1
Infineon Technologies

-
NJG1801K75-TE1
Nisshinbo Micro Devices Inc.

-
BGS14PN10E6327XTSA1
Infineon Technologies

-
SKY13348-374LF
Skyworks Solutions Inc.

-
4259-63
pSemi

-
PE42421SCAA-Z
pSemi

-
AS179-92LF
Skyworks Solutions Inc.

-
SKY13351-378LF
Skyworks Solutions Inc.

-
AS215-92LF
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

