Analog Devices Inc. ADL5306ACPZ-REEL7
- Part No.:
- ADL5306ACPZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Amplifiers
- Package:
- 16-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADL5306ACPZ-REEL7.pdf
- Description:
- IC LOGARITHMIC CNVTR 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,363
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADL5306ACPZ-REEL7 from Analog Devices is a microminiature translinear logarithmic converter optimized for photodiode current-to-voltage conversion in fiber optic power monitoring. It delivers 60 dB dynamic range (100 nA to 100 µA), ±0.4 dB law conformance error, and 200 mV/decade nominal slope across –40°C to +85°C, enabling precise optical power measurement in single-supply (3 V to 5.5 V) systems.
For engineers reviewing the ADL5306ACPZ-REEL7 datasheet, ADL5306ACPZ-REEL7 pinout, ADL5306ACPZ-REEL7 application, or ADL5306ACPZ-REEL7 equivalent, this device supports log-ratio mode, offers rail-to-rail buffer output with 15 MHz bandwidth, integrates a 2.5 V reference, and features temperature-stable intercept adjustment via external RREF - critical for optical supervisory system design and low-power photodiode interface validation.
Technical Context
The ADL5306ACPZ-REEL7 implements a dual-transistor translinear architecture where IPD and IREF generate matched VBE voltages; their difference is temperature-compensated via analog division to yield a stable 44 µA/decade ILOG current. This current is converted to VLOG using an internal 4.55 kΩ resistor network referenced to the 2.5 V VREF pin.
Its input summing node (VSUM) is biased at 0.5 V for single-supply photodiode anode connection, while optional negative supply (VNEG) enables ground-referenced voltage-input operation. The integrated buffer (BFIN/SCAL/VOUT) provides gain, filtering, or threshold detection with 25 mA peak drive capability and <20 mV offset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Current Range | 100 nA to 100 µA - full-scale photodiode current handling with 60 dB optical dynamic range |
| Logarithmic Slope | 185–215 mV/decade - stable scaling over temperature ensures consistent dB-per-volt interpretation |
| Law Conformance Error | ±0.4 dB max (100 nA–100 µA) - minimal deviation from ideal log response enables high-accuracy optical power calibration |
| VREF Output | 2.4–2.6 V - precision 2.5 V reference for external RREF biasing and ADC reference scaling |
| Operating Temperature | –40°C to +85°C - qualified for industrial and telecom optical line card environments |
| Quiescent Current | 5.4–6.6 mA - enables battery-powered optical sensor nodes and portable test equipment |
| Small-Signal Bandwidth | 0.7–10 MHz (IPD-dependent) - bandwidth scales linearly with input current for adaptive high-speed monitoring |
Pinout & Package
ADL5306ACPZ-REEL7 is housed in a 3 mm × 3 mm, 16-lead LFCSP (Leadframe Chip Scale Package) with exposed paddle for thermal performance. Pin 1 is NC; pins 13–16 are analog ground (COMM); VPOS (Pin 8) and VNEG (Pin 6) support single- or dual-supply operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INPT (Pin 4) | Photodiode current sink | Accepts photocurrent into NPN transistor Q1; biased at 0.5 V for single-supply anode connection |
| IREF (Pin 3) | Reference current sink | Sets logarithmic intercept via external RREF; enables log-ratio mode when paired with INPT |
| VLOG (Pin 9) | Log front-end output | Raw 200 mV/decade voltage output; sensitive to loading - requires buffer for driving ADCs |
| VREF (Pin 2) | 2.5 V reference source | Provides stable bias for RREF to set 1 nA nominal intercept; used as ADC reference for scaling accuracy |
| BFIN/SCAL/VOUT (Pins 10/11/12) | Buffer amplifier interface | Configurable op-amp stage for gain, filtering, or threshold detection; rail-to-rail output swings within 100 mV of rails |
| VSUM (Pin 5) | Guard and bias node | Shields INPT/IREF lines; sets 0.5 V bias point - must be decoupled to minimize noise on log transfer function |
Key Features
| Feature | Design Value |
|---|---|
| Fiber-optic photodiode interface optimization | 0.5 V INPT bias enables direct anode connection without level-shifting circuitry |
| Temperature-stable logarithmic transfer | Internal PTAT compensation and analog division eliminate kT/q and IS drift - maintains ±0.4 dB conformance over –40°C to +85°C |
| Adjustable intercept via RREF | 200 kΩ from VREF to IREF sets 1 nA intercept; value change shifts intercept linearly in decades without affecting slope |
| Rail-to-rail buffer amplifier | 15 MHz unity-gain bandwidth and 25 mA drive capability allow direct ADC interfacing and multi-pole low-pass filtering |
| Low-noise small-signal operation | Wideband noise ≤0.7 µV/√Hz above 1 µA; low-frequency noise managed via buffer-based filtering |
Applications
| Fiber Optic Power Monitoring | Optical Absorbance Measurement |
|---|---|
Use Scenario: Real-time monitoring of transmitted optical power in GPON/EPON line cards to detect fiber breaks or degradation. IC Role / Device Role / Timing Role: Converts photodiode anode current into calibrated dBm voltage for microcontroller ADC sampling. Use Value: 60 dB range and ±0.4 dB conformance enable detection of >30 dB loss events with single-device simplicity and no auto-ranging hardware. |
Use Scenario: Quantifying light attenuation through chemical solutions in portable spectrophotometers. IC Role / Device Role / Timing Role: Serves as analog front-end logarithmic compressor for photodiode current from sample chamber detector. Use Value: 100 nA–100 µA input range covers typical absorbance currents; integrated 2.5 V reference ensures stable scaling across battery voltage drop. |
| Baseband Logarithmic Compression | Current Ratio Measurement |
Use Scenario: Wide-dynamic-range signal conditioning in RF power detector feedback loops for PA bias control. IC Role / Device Role / Timing Role: Provides instantaneous log-compressed representation of detector diode current for closed-loop gain stabilization. Use Value: Rapid current-dependent bandwidth (up to 10 MHz at 100 µA) supports fast AGC response; buffer output drives control DAC directly. |
Use Scenario: Precision ratio measurement of two photodiode currents in differential optical sensing (e.g., smoke detectors). IC Role / Device Role / Timing Role: Implements log-ratio mode: numerator (IPD) and denominator (IREF) applied to INPT and IREF pins respectively. Use Value: Eliminates common-mode drift; 0.1 dB conformance error at 25°C enables sub-1% ratio accuracy without calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar logarithmic converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8304ARUZ | Wider 80 dB range (10 pA–100 µA); higher quiescent current (8 mA); SOIC-16 package | Superior ultra-low-current sensitivity for lab-grade optical instruments; less suitable for space-constrained telecom modules | Select AD8304ARUZ only when sub-100 nA detection is required and board area allows SOIC footprint |
| LT6402-20IMS8E#PBF | Differential current-input log amp; fixed 20 dB/decade slope; 32-pin MSOP; no integrated VREF | Designed for balanced photodiode pairs in interferometric sensors; requires external reference and gain stages | Choose LT6402-20IMS8E#PBF for differential optical path rejection; avoid if single-ended photodiode interface or integrated reference is needed |
Compared with AD8304ARUZ and LT6402-20IMS8E#PBF, ADL5306ACPZ-REEL7 uniquely balances 60 dB range, 3×3 mm LFCSP size, integrated 2.5 V reference, and 5.5 mA quiescent current - making it optimal for cost-sensitive, space-constrained fiber optic receiver modules requiring production-ready simplicity.
Availability
ADL5306ACPZ-REEL7 is available at Aetrix Electronics and suitable for fiber optic power monitoring, optical absorbance instrumentation, and baseband logarithmic compression requiring stable component supply, traceable sourcing, and long-term lifecycle continuity.
Supply support for ADL5306ACPZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and healthcare markets since 1965.
The ADL5306ACPZ-REEL7 belongs to Analog Devices' translinear logarithmic converter product line, designed specifically for photodiode current measurement in fiber optic infrastructure and portable optical instrumentation where size, power, and accuracy are co-constrained.
FAQ
What is the minimum input current that ADL5306ACPZ-REEL7 can accurately measure?
ADL5306ACPZ-REEL7 guarantees ±0.4 dB law conformance from 100 nA to 100 µA. Below 100 nA, conformance degrades due to increased low-frequency noise and reduced bandwidth; the device remains functional down to ~1 nA (its nominal intercept), but accuracy falls outside specification. For reliable sub-100 nA measurement, external filtering or averaging is required. ADL5306ACPZ-REEL7's 100 nA lower limit is defined by its specified conformance window, not absolute cutoff.
Can ADL5306ACPZ-REEL7 operate with a single 3.3 V supply?
Yes, ADL5306ACPZ-REEL7 supports single-supply operation from 3 V to 5.5 V. At 3.3 V, VPOS = 3.3 V and VNEG = 0 V, the internal 0.5 V VSUM bias remains valid, and VLOG output spans ~0.2 V to 0.8 V for 100 nA–100 µA input. The buffer (VOUT) retains rail-to-rail swing, delivering ~0.1 V to 3.2 V. No performance derating occurs at 3.3 V; all specifications including 60 dB range and ±0.4 dB conformance apply fully. ADL5306ACPZ-REEL7 is routinely deployed in 3.3 V optical line cards.
How is the logarithmic intercept adjusted on ADL5306ACPZ-REEL7?
The logarithmic intercept of ADL5306ACPZ-REEL7 is set by the external resistor RREF between VREF (2.5 V) and IREF. With RREF = 200 kΩ, IREF = 100 µA yields a 1 nA intercept. Changing RREF alters IREF linearly: halving RREF to 100 kΩ doubles IREF to 200 µA, shifting intercept to 2 nA. Intercept adjustment is monotonic and predictable across four decades (0.1 nA to 1 µA), but slope remains fixed at 200 mV/decade. ADL5306ACPZ-REEL7's intercept tuning requires no calibration - it follows Ohm's Law and the internal 10⁴ offset factor.
Does ADL5306ACPZ-REEL7 require external capacitors for stability?
Yes, ADL5306ACPZ-REEL7 requires external RC networks on INPT and IREF to ensure stability across its full 100 nA–100 µA current range. The datasheet recommends 1 kΩ + 1 nF from each input to ground. These networks introduce a zero that compensates for pole migration as current changes. Omitting them causes peaking or oscillation, especially below 1 µA. VSUM must also be decoupled with ≥1 nF to ground to suppress noise coupling into the log front-end. ADL5306ACPZ-REEL7's stability is current-dependent and cannot be guaranteed without these components.
What is the role of the VSUM pin on ADL5306ACPZ-REEL7?
VSUM (Pin 5) on ADL5306ACPZ-REEL7 serves as a guard and bias node for the INPT and IREF summing junctions. Internally biased at 0.5 V, it shields the high-impedance input nodes from leakage and noise. Connecting VSUM to ground via a capacitor (≥1 nF) stabilizes the bias point and reduces output noise. In dual-supply configurations (VNEG ≤ –0.5 V), VSUM can be grounded to enable voltage-input operation. VSUM is not an output - it must never be driven externally. ADL5306ACPZ-REEL7 relies on VSUM integrity for sub-nA-level accuracy and low-drift performance.
ADL5306ACPZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Logarithmic Converter
- Applications:
- Fiber Optics
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-LFCSP (3x3)
ADL5306ACPZ-REEL7 FAQ
1.How can I place an order for ADL5306ACPZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADL5306ACPZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADL5306ACPZ-REEL7 reliable?
The price and inventory of ADL5306ACPZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADL5306ACPZ-REEL7 is usually 5 days.
3.What payment methods are accepted for ADL5306ACPZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADL5306ACPZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADL5306ACPZ-REEL7?
ADL5306ACPZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADL5306ACPZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADL5306ACPZ-REEL7?
For technical support, including ADL5306ACPZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADL5306ACPZ-REEL7 requirements.
6.How does Aetrix verify that ADL5306ACPZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All ADL5306ACPZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADL5306ACPZ-REEL7 meets industry standards.
7.What is the process for return or replacement of ADL5306ACPZ-REEL7?
All ADL5306ACPZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADL5306ACPZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADL5306ACPZ-REEL7 part is unused and in its original packaging.
Return procedure for ADL5306ACPZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADL5306ACPZ-REEL7 Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

