Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Current Regulation/Management

Analog Devices Inc. ADL5315ACPZ-WP

Name: ADL5315ACPZ-WP
Brand: Analog Devices Inc.
SKU: ADL5315ACPZ-WP
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADL5315ACPZ-WP

Manufacturer:: Analog Devices Inc.

Category:: Current Regulation/Management

Package:: 8-VFDFN Exposed Pad, CSP

Datasheet:: ADL5315ACPZ-WP.pdf

Description:: IC CURRENT MIRROR HI-SIDE 8LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:9,222

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADL5315ACPZ-WP from Analog Devices is a precision wide-range high-side current mirror IC optimized for photodiode biasing and current monitoring in optical power measurement systems. It delivers 1:1 current mirroring from 3 nA to 3 mA with ≤1% nonlinearity, stable input voltage tracking (V_INPT = V_VSET ±0.02 V), and operates from 2.7 V to 8 V supply. Its primary role is to source precise mirrored current at IOUT while maintaining temperature-stable bias at the photodiode anode.

For engineers reviewing the ADL5315ACPZ-WP datasheet, ADL5315ACPZ-WP pinout, ADL5315ACPZ-WP application, or ADL5315ACPZ-WP equivalent, key selection criteria include its 6-decade dynamic range, sub-30 pA VSET input bias current, adjustable current limiting via RLIM, low-noise performance (20 nA rms at 3 µA), and compatibility with translinear log amps such as AD8304/AD8305 for dB-linear optical power output.

Technical Context

The ADL5315ACPZ-WP implements a JFET-input amplifier driving a bipolar current mirror to enforce V_INPT = V_VSET with <±0.02 V incremental gain error and >100 GΩ VSET input resistance. Its bias control loop maintains stable input voltage independent of load, enabling dark-current-minimized photodiode biasing and accurate voltage-to-current conversion using a single resistor from INPT to ground.

Current limiting is implemented via external RLIM resistor (0–45 kΩ) setting ILIM from 1 mA to 16 mA using ILIM = 48 V/(RLIM + 3 kΩ); the internal 20 kΩ SREF reference provides VPOS − 1.0 V ±30 mV over temperature, usable directly at VSET for standard operation.

Key Specifications

Parameter	Value and Actual Design Meaning
Current Mirror Ratio	0.99–1.01 A/A (1:1 ±1%) across full 3 nA–3 mA range; enables direct substitution for measured current without scaling.
Input Current Range	3 nA to 3 mA (6 decades); supports detection from ultra-low-light PIN photodiodes to high-power optical receivers.
Nonlinearity	≤1.00% max over 3 nA–3 mA; ensures <0.1 dB error in logarithmic optical power measurement systems.
VSET Input Bias Current	<30 pA at 4.0 V; eliminates loading error when using external voltage sources or high-impedance dividers for bias control.
Supply Voltage Range	2.7 V to 8.0 V; compatible with 3.3 V, 5 V, and 7.5 V industrial and telecom power rails.
Small-Signal Bandwidth	1 kHz at 3 nA input; 1 MHz at 3 µA input; supports modulation analysis up to ~100 kHz for average power monitoring.
Quiescent Current	1.8–2.2 mA at 3 µA input; scales linearly to 8.3–10.2 mA at 3 mA input, enabling accurate power budgeting.

Pinout & Package

ADL5315ACPZ-WP is housed in an 8-lead LFCSP package (2 mm × 3 mm) with exposed paddle internally connected to COMM and requiring soldering to PCB ground for thermal and electrical integrity.

Pin/Terminal	Circuit Role	Design Meaning
1 - INPT	High-side current input terminal	Sources current only; voltage is actively regulated to match VSET; connects directly to photodiode anode or current source.
2 - VSET	Input voltage setpoint control	Defines INPT voltage with 1:1 gain; accepts 0 V to VPOS−1 V; ultra-low leakage (<30 pA) enables precision biasing.
3 - SREF	Internal reference output	Provides stable VPOS−1.0 V ±30 mV; used to drive VSET for fixed 1 V below supply; requires 2.2 nF bypass for noise filtering.
4 - COMM	Analog ground reference	Common return for all analog circuitry; exposed paddle must be soldered to PCB ground plane.
5 - RLIM	Current limit programming node	Sinks I_INPT/40; sets ILIM from 1 mA to 16 mA via resistor to VPOS; also usable as secondary monitor for ESR compensation.
6 - VPOS	Positive supply input	Accepts 2.7–8.0 V; powers internal reference, mirror, and bias circuitry; decoupling required near pin.
7 - NC	No-connect shield terminal	Optional guard trace for IOUT routing; no die connection; recommended for high-impedance signal paths.
8 - IOUT	High-impedance mirrored current output	Sources current equal to INPT with 1:1 ratio; drives log amp inputs (e.g., AD8304) or resistor-to-ground for linear voltage output.

Key Features

Feature	Design Value
6-decade precision current mirroring	1:1 ratio maintained from 3 nA to 3 mA with ≤1% nonlinearity-enables single-device optical power monitoring across fiber optic receiver dynamic ranges.
User-adjustable input voltage control	V_INPT tracks V_VSET with ±0.02 V error and >100 GΩ input resistance-supports dark-current-minimizing low-bias photodiode operation and precision V-to-I conversion.
Programmable input current limiting	ILIM set from 1 mA to 16 mA via external RLIM resistor (0–45 kΩ)-provides short-circuit protection and configurable headroom for photodiode ESR compensation.
Low-noise wideband performance	20 nA rms wideband noise at 3 µA input with 10 MHz bandwidth-preserves signal integrity when cascaded with translinear log amps like AD8305.
Stable temperature-compensated reference	SREF outputs VPOS−1.0 V ±30 mV over −40°C to +85°C-eliminates need for external references in bias-critical optical front-ends.

Applications

Optical Power Monitoring	Voltage-to-Current Conversion
Use Scenario: Measuring incident optical power on a PIN photodiode in fiber-optic transceivers where only cathode access is available. IC Role / Device Role / Timing Role: High-side current mirror providing stable anode bias while sourcing mirrored photocurrent to a translinear log amp (e.g., AD8304). Use Value: Enables linear-in-dB output over 60 dB dynamic range without optical taps or additional amplifiers; VSET-controlled bias minimizes dark current at low light levels.	Use Scenario: Converting a precision voltage reference into a calibrated current source for sensor excitation or calibration standards. IC Role / Device Role / Timing Role: Precision voltage-controlled current source with <30 pA input bias ensuring minimal loading of reference sources. Use Value: Achieves sub-0.1% accuracy in current generation using a single resistor from INPT to ground; SREF-based VSET eliminates external reference components.
Average Power Measurement	Photodiode Bias Optimization
Use Scenario: Extracting average optical power from modulated signals in PON or RF-over-fiber systems using low-pass filtering at IOUT. IC Role / Device Role / Timing Role: Wideband current mirror feeding a grounded resistor to generate linear voltage proportional to average photocurrent. Use Value: Supports accurate averaging down to 100 Hz with <1% linearity error; small-signal bandwidth adapts to input level (1 kHz at 3 nA, 1 MHz at 3 µA).	Use Scenario: Dynamically adjusting photodiode reverse bias to compensate for ESR drift while minimizing dark current at low signal levels. IC Role / Device Role / Timing Role: RLIM pin used as secondary monitor to generate VSET proportional to IINPT, enabling automatic bias control. Use Value: Maintains ~200 mV minimum bias at zero input, rising linearly to preserve responsivity at high power-reducing measurement drift by >50% vs. fixed-bias designs.

Optical Power Monitoring

Voltage-to-Current Conversion

Use Scenario: Measuring incident optical power on a PIN photodiode in fiber-optic transceivers where only cathode access is available.

IC Role / Device Role / Timing Role: High-side current mirror providing stable anode bias while sourcing mirrored photocurrent to a translinear log amp (e.g., AD8304).

Use Value: Enables linear-in-dB output over 60 dB dynamic range without optical taps or additional amplifiers; VSET-controlled bias minimizes dark current at low light levels.

Use Scenario: Converting a precision voltage reference into a calibrated current source for sensor excitation or calibration standards.

IC Role / Device Role / Timing Role: Precision voltage-controlled current source with <30 pA input bias ensuring minimal loading of reference sources.

Use Value: Achieves sub-0.1% accuracy in current generation using a single resistor from INPT to ground; SREF-based VSET eliminates external reference components.

Average Power Measurement

Photodiode Bias Optimization

Use Scenario: Extracting average optical power from modulated signals in PON or RF-over-fiber systems using low-pass filtering at IOUT.

IC Role / Device Role / Timing Role: Wideband current mirror feeding a grounded resistor to generate linear voltage proportional to average photocurrent.

Use Value: Supports accurate averaging down to 100 Hz with <1% linearity error; small-signal bandwidth adapts to input level (1 kHz at 3 nA, 1 MHz at 3 µA).

Use Scenario: Dynamically adjusting photodiode reverse bias to compensate for ESR drift while minimizing dark current at low signal levels.

IC Role / Device Role / Timing Role: RLIM pin used as secondary monitor to generate VSET proportional to IINPT, enabling automatic bias control.

Use Value: Maintains ~200 mV minimum bias at zero input, rising linearly to preserve responsivity at high power-reducing measurement drift by >50% vs. fixed-bias designs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-side current mirror applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX40076ETA+	Fixed 1 V input offset; no VSET/SREF programmability; 10 nA–10 mA range; 12-bit integrated ADC output.	Targets digital-output optical monitoring; lacks analog IOUT flexibility and ultra-low 3 nA threshold.	Select when digital BOM consolidation and built-in ADC reduce system component count, accepting loss of sub-10 nA sensitivity.
LT6115IMS8#TRPBF	Current sense amplifier (not mirror); 4 V/V gain; 100 µA–100 mA range; 125 kHz bandwidth; no VSET control.	Designed for shunt-based sensing in power rails-not suitable for photodiode anode biasing or high-impedance current sources.	Select only for low-side or shunt-based current measurement; incompatible with high-side photodiode configurations requiring voltage-controlled bias.

Compared with MAX40076ETA+ and LT6115IMS8#TRPBF, ADL5315ACPZ-WP uniquely combines programmable high-side bias control, 3 nA–3 mA 1:1 mirroring, and SREF-based reference stability-making it irreplaceable in precision optical front-ends where dark current minimization and logarithmic dynamic range are critical.

Availability

ADL5315ACPZ-WP is available at Aetrix Electronics and suitable for optical transceiver design, fiber-optic test equipment, and precision analog sensor interfaces requiring stable component supply across extended temperature and dynamic range requirements.

Supply support for ADL5315ACPZ-WP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.

The ADL5315ACPZ-WP belongs to Analog Devices' precision optical interface product line, engineered specifically for wide-dynamic-range photodiode current monitoring and biasing in telecom, datacom, and instrumentation applications.

FAQ

What is the minimum detectable input current for ADL5315ACPZ-WP?

The ADL5315ACPZ-WP is specified down to 3 nA with ≤1% nonlinearity, and characterization confirms functional operation at 100 pA. At 3 nA, small-signal bandwidth is 1 kHz and wideband noise is 20 nA rms-making it suitable for ultra-low-light optical monitoring when paired with appropriate filtering and log amplification.

Can ADL5315ACPZ-WP operate with a 3.3 V supply?

Yes, ADL5315ACPZ-WP supports supply voltages from 2.7 V to 8.0 V. At 3.3 V, VSET range is 0 V to 2.3 V (VPOS − 1.0 V), and SREF outputs 2.3 V ±30 mV. Performance remains within datasheet specifications including 1:1 mirroring accuracy and <30 pA VSET bias current.

How does the RLIM pin function in ADL5315ACPZ-WP current limiting?

The RLIM pin sets input current limit via ILIM = 48 V/(RLIM + 3 kΩ). With RLIM = 0 Ω, ILIM = 16 mA (short-circuit protection); with RLIM = 3 kΩ, ILIM = 8 mA typical. RLIM also sinks I_INPT/40, enabling use as a secondary monitor for automatic photodiode biasing circuits.

Is ADL5315ACPZ-WP compatible with AD8304 or AD8305 logarithmic amplifiers?

Yes, ADL5315ACPZ-WP is explicitly optimized for interfacing with ADI's translinear log amps. Its 1:1 IOUT drives the AD8304/AD8305 input directly; measured noise adds <0.5 mV rms to AD8305 output across 1 nA–1 mA, preserving >60 dB dynamic range and <0.1 dB log conformance.

What is the purpose of the NC pin (Pin 7) on ADL5315ACPZ-WP?

Pin 7 (NC) is a no-connect terminal intended as an optional guard trace for the IOUT signal path. Though unconnected to the die, routing a guard conductor tied to COMM around the IOUT trace reduces leakage and capacitive coupling-critical for maintaining accuracy at sub-10 nA output levels.

ADL5315ACPZ-WP Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 8-VFDFN Exposed Pad, CSP

Packaging:: Bulk

Product Status:: Active

Function:: Current Mirror

Sensing Method:: High-Side

Accuracy:: -

Voltage - Input:: 2.7V ~ 8V

Current - Output:: -

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-LFCSP-VD (3x2)

ADL5315ACPZ-WP FAQ

1.How can I place an order for ADL5315ACPZ-WP through Aetrix?

Please submit a Request for Quotation (RFQ) for ADL5315ACPZ-WP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADL5315ACPZ-WP reliable?

The price and inventory of ADL5315ACPZ-WP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADL5315ACPZ-WP is usually 5 days.

3.What payment methods are accepted for ADL5315ACPZ-WP?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADL5315ACPZ-WP transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADL5315ACPZ-WP?

ADL5315ACPZ-WP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADL5315ACPZ-WP order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADL5315ACPZ-WP?

For technical support, including ADL5315ACPZ-WP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADL5315ACPZ-WP requirements.

6.How does Aetrix verify that ADL5315ACPZ-WP is sourced from the original manufacturer or authorized distributors?

All ADL5315ACPZ-WP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADL5315ACPZ-WP meets industry standards.

7.What is the process for return or replacement of ADL5315ACPZ-WP?

All ADL5315ACPZ-WP units undergo pre-shipment inspection (PSI). If there is an issue with ADL5315ACPZ-WP, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADL5315ACPZ-WP part is unused and in its original packaging.

Return procedure for ADL5315ACPZ-WP:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…