My Inquiry
My Account
Analog Devices Inc. ADL5355ACPZ-R7
- Part No.:
- ADL5355ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 20-WQFN Exposed Pad, CSP
- Datasheet:
-
ADL5355ACPZ-R7.pdf
- Description:
- IC MIXER 1.2-2.5GHZ 20LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,820
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADL5355ACPZ-R7 from Analog Devices is a high-linearity, single-ended 1200–2500 MHz balanced mixer with integrated RF balun, LO buffer, and IF amplifier. It delivers 8.4 dB power conversion gain, 9.2 dB SSB noise figure, and +27 dBm input IP3 at 5 V supply, enabling robust downconversion in cellular base station receivers and transmit observation paths.
For engineers reviewing the ADL5355ACPZ-R7 datasheet, ADL5355ACPZ-R7 pinout, ADL5355ACPZ-R7 application, or ADL5355ACPZ-R7 equivalent, key selection criteria include its dual-LO switch capability, 3.3–5 V single-supply operation, 20-lead LFCSP package with exposed thermal pad, and verified performance across −40°C to +85°C.
Technical Context
The ADL5355ACPZ-R7 integrates a doubly balanced passive MOSFET mixer core with on-die RF balun and three-stage limiting LO amplifier, supporting both low-side (1700–2500 MHz RF) and high-side (1200–1700 MHz RF) LO injection. Its SPDT LO switch enables <40 ns switching between two synthesizers for TDD applications.
It features externally programmable bias via resistors (R9, R14) to optimize IF current and trade off IP3 vs. noise figure, while maintaining stable conversion gain over temperature and frequency. The differential open-collector IF outputs (IFOP/IFON) are designed for direct interface to 200 Ω differential loads or 50 Ω systems via 4:1 transformer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Frequency Range | 1200–2500 MHz: Full specified performance across LTE Band 3/4/7/13/25/38/41 and 5G n1/n3/n7/n41. |
| IF Frequency Range | 30–450 MHz: Supports baseband and low-IF architectures up to 450 MHz, compatible with ADC front-ends. |
| Power Conversion Gain | 8.4 dB typ (5 V): Includes 4:1 IF transformer loss compensation; enables simplified IF chain design without additional gain stages. |
| Input IP3 | +27 dBm typ (5 V): Enables handling of strong in-band blockers in cellular infrastructure without dynamic range collapse. |
| SSB Noise Figure | 9.2 dB typ (5 V): Measured at 1950 MHz RF / 1750 MHz LO; critical for sensitivity in high-gain receiver chains. |
| LO Drive Requirement | 0 dBm typical: Reduces need for external LO buffer amplifiers, lowering system BOM and power. |
| Supply Voltage Range | 3.3–5 V: Dual-voltage support allows coexistence with 3.3 V digital control logic and 5 V analog signal chains. |
Pinout & Package
ADL5355ACPZ-R7 is housed in a 5 mm × 5 mm, 20-lead LFCSP package with exposed thermal pad (EPAD) that must be soldered to ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFIN (Pin 2) | Single-ended RF input | 50 Ω ac-coupled port; internal balun converts to differential drive for mixer core. |
| LOI1 / LOI2 (Pins 11, 15) | Switched LO inputs | SPDT selection via LOSW pin; supports rapid (<40 ns) TDD LO source switching. |
| IFOP / IFON (Pins 19, 18) | Differential IF outputs | Open-collector; require external dc bias and load termination (200 Ω diff or 50 Ω via transformer). |
| PWDN (Pin 17) | Power-down control | Active-high logic (≥1.4 V); reduces quiescent current to <200 µA when VS ≤ 3.6 V. |
| VGS0 / VGS1 (Pins 12, 13) | Mixer gate bias controls | 3 V logic inputs; grounding sets nominal linearity/noise trade-off; configurable for optimization. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated RF balun | Enables single-ended 50 Ω RF interface with >20 dB return loss over full 1200–2500 MHz band, eliminating external balun components. |
| High-isolation LO switch | Provides >40 dB isolation between LOI1 and LOI2 paths, preventing cross-talk in dual-synthesizer TDD systems. |
| Externally adjustable bias | R9 and R14 resistors allow precise tuning of LO and IF currents to balance IP3, noise figure, and power consumption. |
| Robust ESD protection | 1500 V HBM / 500 V FICDM rating ensures reliability during board assembly and field operation in telecom environments. |
| Wide temperature operation | Specified from −40°C to +85°C with minimal gain and IP3 drift, suitable for outdoor base station deployments. |
Applications
| Cellular Base Station Receiver | Transmit Observation Receiver |
|---|---|
Use Scenario: Downconverting received UMTS/LTE/5G signals in macrocell and small cell base stations. IC Role / Device Role / Timing Role: Primary RF-to-IF mixer in diversity receive path, providing high linearity and low noise under strong adjacent-channel interference. Use Value: +27 dBm IIP3 and 9.2 dB NF enable detection of weak signals amid +10 dBm blockers, meeting 3GPP ACLR requirements. |
Use Scenario: Monitoring PA output spectrum for distortion and spectral regrowth in closed-loop linearization systems. IC Role / Device Role / Timing Role: High-dynamic-range mixer capturing transmit leakage and harmonics for digital predistortion (DPD) feedback. Use Value: −39 dBm LO-to-RF leakage and >40 dB LO switch isolation prevent LO feedthrough from corrupting DPD calibration accuracy. |
| Radio Link Downconverter | TDD System Front-End |
Use Scenario: Converting microwave backhaul signals (e.g., 2.3–2.7 GHz) to IF for demodulation in point-to-point links. IC Role / Device Role / Timing Role: Single-chip mixer solution replacing discrete balun + diode mixer + IF amp, reducing footprint and phase imbalance. Use Value: 8.4 dB conversion gain and 200 MHz differential IF output impedance simplify interface to high-speed ADCs without matching networks. |
Use Scenario: Enabling fast LO switching between uplink and downlink frequencies in time-division duplex radios. IC Role / Device Role / Timing Role: Dual-LO-input mixer controlled by LOSW pin, allowing sub-40 ns transition between TX and RX LO sources. Use Value: Eliminates need for external RF switches and associated insertion loss, preserving system noise figure and EVM performance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF mixer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5356ACPZ-R7 | Dual-mixer + IF amp variant; adds second independent mixer channel and shared LO distribution. | Suitable for I/Q or image-reject architectures requiring two synchronized mixers. | Select when simultaneous RF sampling or quadrature downconversion is required; not a drop-in replacement. |
| ADL5353ACPZ-R7 | Narrower RF range (2300–2900 MHz); optimized for higher-frequency 5G bands with +29 dBm IIP3. | Better suited for n41/n77/n78 5G FR1 front-ends where 1200–1700 MHz coverage is unnecessary. | Choose for 2.5–2.8 GHz focused designs prioritizing peak linearity over broadband coverage. |
Compared with ADL5355ACPZ-R7, ADL5356ACPZ-R7 offers dual-channel integration at the cost of larger die size and higher current, while ADL5353ACPZ-R7 trades bandwidth for enhanced high-frequency linearity-neither provides identical 1200–2500 MHz coverage and single-mixer simplicity.
Availability
ADL5355ACPZ-R7 is available at Aetrix Electronics and suitable for cellular infrastructure, wireless backhaul, and TDD radio applications requiring stable component supply, extended temperature operation, and high-volume production readiness.
Supply support for ADL5355ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving communications, industrial, and aerospace markets since 1965.
The ADL5355ACPZ-R7 belongs to Analog Devices' high-linearity RF mixer product line, engineered specifically for demanding wireless infrastructure receivers where dynamic range, noise, and LO switching agility are critical.
FAQ
What is the recommended LO drive level for optimal performance of the ADL5355ACPZ-R7?
The ADL5355ACPZ-R7 achieves best linearity and noise figure with a nominal LO drive of 0 dBm. Performance remains stable across −6 dBm to +10 dBm, but conversion gain peaks near 0 dBm and IIP3 degrades below −3 dBm. For low-power systems, −3 dBm is acceptable with only ~0.5 dB gain reduction.
Can the ADL5355ACPZ-R7 operate from a 3.3 V supply, and how does performance change?
Yes, the ADL5355ACPZ-R7 supports 3.3 V operation with reduced quiescent current (125 mA vs. 190 mA at 5 V). Power conversion gain increases slightly to 9 dB, SSB noise figure improves to 8.75 dB, but input P1dB drops to 7 dBm. All specifications remain fully characterized over −40°C to +85°C.
How is the LO switch controlled on the ADL5355ACPZ-R7, and what is its switching speed?
The LO switch is controlled by the LOSW pin (Pin 9): 0 V selects LOI1, 3 V selects LOI2. Switching occurs in <40 ns with minimal transient disturbance, enabling clean TDD transitions. The high isolation (>40 dB) prevents coupling between LO sources during switching.
What is the purpose of the VGS0 and VGS1 pins on the ADL5355ACPZ-R7?
VGS0 and VGS1 (Pins 12, 13) configure the mixer's gate bias to adjust linearity-noise trade-offs. Grounding both sets nominal performance. Applying logic levels (00/01/10/11) shifts IIP3 and NF curves-e.g., VGS = 11 increases IP3 by ~1.5 dB at the cost of ~0.4 dB NF degradation.
Does the ADL5355ACPZ-R7 require external matching components at the RF or LO ports?
No external matching is required at the RF or LO ports-the ADL5355ACPZ-R7 integrates internal matching to achieve >20 dB RF return loss and >15 dB LO return loss across its full operating bands. Only ac-coupling capacitors are needed at RFIN and LOI1/LOI2 per the evaluation board layout.
ADL5355ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- Cellular, ISM
- Frequency:
- 1.2GHz ~ 2.5GHz
- Number of Mixers:
- 1
- Gain:
- 8.4dB
- Noise Figure:
- 9.2dB
- Secondary Attributes:
- -
- Current - Supply:
- 100mA
- Voltage - Supply:
- 3.3V ~ 5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-LFCSP-WQ (5x5)
ADL5355ACPZ-R7 FAQ
1.How can I place an order for ADL5355ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADL5355ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADL5355ACPZ-R7 reliable?
The price and inventory of ADL5355ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADL5355ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADL5355ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADL5355ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADL5355ACPZ-R7?
ADL5355ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADL5355ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADL5355ACPZ-R7?
For technical support, including ADL5355ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADL5355ACPZ-R7 requirements.
6.How does Aetrix verify that ADL5355ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADL5355ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADL5355ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADL5355ACPZ-R7?
All ADL5355ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADL5355ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADL5355ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADL5355ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADL5355ACPZ-R7 Tags
-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated
-
ADEX-10+
Mini-Circuits
-
ADE-2+
Mini-Circuits
-
ADE-1+
Mini-Circuits
-
LT5560EDD#PBF
Analog Devices Inc.
-
LT5560EDD#TRPBF
Analog Devices Inc.
-
LTC5562IUC#TRPBF
Analog Devices Inc.
-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated
-
ADE-1ASK+
Mini-Circuits
-
ADE-1L+
Mini-Circuits
-
ADL5350ACPZ-R7
Analog Devices Inc.
-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
