Analog Devices Inc. ADL5357ACPZ-R7
- Part No.:
- ADL5357ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 20-WQFN Exposed Pad, CSP
- Datasheet:
-
ADL5357ACPZ-R7.pdf
- Description:
- IC MIXER 500MHZ-1.7GHZ 20LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,089
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADL5357ACPZ-R7 from Analog Devices is a 500 MHz to 1700 MHz balanced RF mixer with integrated LO buffer, IF amplifier, and on-chip RF balun. It delivers 8.6 dB power conversion gain, 9.1 dB SSB noise figure, and +26.6 dBm input IP3 at 5 V supply, enabling high-dynamic-range downconversion in cellular base station receivers and transmit observation paths.
For engineers reviewing the ADL5357ACPZ-R7 datasheet, ADL5357ACPZ-R7 pinout, ADL5357ACPZ-R7 application, or ADL5357ACPZ-R7 equivalent, key selection criteria include RF/LO frequency coverage (500–1700 MHz / 730–1670 MHz), single-ended 50 Ω interface compatibility, dual-LO switching capability, and 3.3–5 V single-supply operation with power-down control.
Technical Context
The ADL5357ACPZ-R7 integrates a doubly balanced passive MOSFET mixer core with an on-die RF balun and three-stage limiting LO amplifier, supporting both high-side (500–1200 MHz) and low-side (900–1700 MHz) LO injection. Its SPDT LO switch enables TDD applications requiring rapid local oscillator switching between two sources.
Signal path design includes a sum termination network and balanced feedback IF amplifier delivering differential 200 Ω output impedance. Bias current is externally programmable via resistors R9 and R14, allowing trade-offs between linearity (IP3), gain, and quiescent current across 3.3 V and 5 V operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Frequency Range | 500 MHz to 1700 MHz - supports full-band cellular infrastructure front-end downconversion without external baluns. |
| IF Frequency Range | 30 MHz to 450 MHz - compatible with standard IF sampling ADCs and analog filters in macro/micro base stations. |
| Power Conversion Gain | 8.6 dB typical at 5 V - eliminates need for discrete IF gain stages in most receiver chains. |
| Input IP3 | +26.6 dBm at 900 MHz - enables robust blocking immunity in multi-carrier LTE and 5G NR deployments. |
| SSB Noise Figure | 9.1 dB at 5 V - meets sensitivity requirements for high-order modulation schemes (e.g., 256-QAM) in dense spectral environments. |
| LO Drive Level | 0 dBm typical - simplifies LO synthesizer design by eliminating need for external amplification. |
| Supply Voltage | 3.3 V to 5 V - supports flexible power architecture integration in legacy and next-gen radio units. |
Pinout & Package
ADL5357ACPZ-R7 is housed in a 5 mm × 5 mm, 20-lead LFCSP package with exposed paddle (EPAD) that must be soldered to ground for thermal and electrical performance. The package supports reflow assembly and provides 1500 V HBM ESD protection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFIN (Pin 2) | Single-ended RF input | AC-coupled 50 Ω port; requires external DC blocking capacitor to prevent excessive bias current. |
| LOI1 / LOI2 (Pins 11, 15) | Switched LO inputs | SPDT-selectable; LOSW logic selects active path-enables fast TDD LO switching without external switches. |
| IFOP / IFON (Pins 18, 19) | Differential IF outputs | Open-collector; require external DC bias and load termination-compatible with transformer-coupled or direct ADC interfacing. |
| PWDN (Pin 17) | Power-down control | Active-high logic input; pulls supply current to <200 µA when asserted-critical for burst-mode operation in 5G NR TDD. |
| VGS0 / VGS1 (Pins 12, 13) | Mixer gate bias controls | 3 V logic inputs; grounding sets nominal linearity/gain trade-off-adjusts mixer transconductance without external components. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated RF balun | Enables single-ended 50 Ω RF interface across 500–1700 MHz with <1 dB insertion loss-reduces BOM count and layout area vs. discrete balun solutions. |
| High-isolation SPDT LO switch | Provides >40 dB isolation between LOI1 and LOI2 up to 1400 MHz-supports dual-LO architectures in FDD/TDD coexistence systems. |
| Externally programmable bias | R9 and R14 resistors set IF and LO supply currents independently-allows optimization of IP3, gain, and power dissipation per system requirement. |
| Low-voltage operation | Functional at 3.3 V with only 125 mA total quiescent current-enables energy-efficient designs in remote radio heads and small cells. |
| Robust ESD rating | 1500 V HBM / 500 V FICDM-meets stringent handling and board-level reliability requirements for field-deployed infrastructure equipment. |
Applications
| Cellular Base Station Receiver | Transmit Observation Receiver |
|---|---|
Use Scenario: Downconverting 700–2600 MHz LTE/5G NR signals in macrocell and massive MIMO active antenna systems. IC Role / Device Role / Timing Role: Primary RF-to-IF mixer in diversity receive chain, providing broadband frequency translation with minimal added noise and distortion. Use Value: High IIP3 (+26.6 dBm) and low NF (9.1 dB) maintain EVM under strong adjacent-channel interferers-critical for 256-QAM compliance. | Use Scenario: Monitoring PA output spectrum during closed-loop digital predistortion (DPD) calibration in active antenna units. IC Role / Device Role / Timing Role: Wideband observation path mixer capturing out-of-band emissions and memory effects across multiple carriers. Use Value: Dual-LO switching (via LOSW) allows simultaneous monitoring of multiple frequency bands without hardware reconfiguration. |
| Radiolink Downconverter | TDD Radio Front-End |
Use Scenario: Converting microwave backhaul signals (e.g., 1.8–2.5 GHz) to intermediate frequencies for demodulation in point-to-point links. IC Role / Device Role / Timing Role: High-linearity mixer in IF-stripped superheterodyne architecture, operating with fixed LO and variable IF filtering. Use Value: 450 MHz IF bandwidth supports wide instantaneous bandwidths (>100 MHz) required for high-throughput Ethernet-over-microwave. | Use Scenario: Enabling time-division duplexing in 5G NR small cells where RX and TX share same antenna and frequency band. IC Role / Device Role / Timing Role: Mixer with fast PWDN (<220 ns disable) and SPDT LO switching for seamless RX/TX transition within subframe boundaries. Use Value: Sub-µA power-down current and <160 ns enable time reduce idle power consumption while meeting 5G NR TDD guard period timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF mixer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5355ACPZ-R7 | 1200–2500 MHz RF range; lower IP3 (+24.5 dBm); no integrated RF balun-requires external balun for single-ended drive. | Targeted at higher-frequency 5G FR1 bands (n41/n77/n78); unsuitable for sub-1 GHz cellular bands. | Select when operating above 1200 MHz and external balun integration is acceptable. |
| ADL5358ACPZ-R7 | Dual-mixer architecture with independent LO paths; wider 500–1700 MHz RF range; higher supply current (240 mA @ 5 V). | Supports image-reject or I/Q downconversion topologies; adds complexity for single-conversion designs. | Choose only when dual-mixer functionality (e.g., Hartley architecture) is explicitly required. |
Compared with ADL5355ACPZ-R7 and ADL5358ACPZ-R7, the ADL5357ACPZ-R7 uniquely balances broad sub-2 GHz coverage, integrated balun, and optimized power/performance for single-conversion cellular infrastructure receivers-making it the preferred choice for cost-sensitive, space-constrained macro/micro base station designs.
Availability
ADL5357ACPZ-R7 is available at Aetrix Electronics and suitable for cellular base station receivers, transmit observation receivers, and radiolink downconverters requiring stable component supply, long-term lifecycle support, and traceable sourcing for production ramp.
Supply support for ADL5357ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving communications, industrial, automotive, and consumer markets.
The ADL5357ACPZ-R7 belongs to Analog Devices' high-linearity RF mixer product line, engineered specifically for cellular infrastructure applications demanding wide bandwidth, high dynamic range, and robust thermal performance in compact form factors.
FAQ
What is the recommended LO drive level for optimal performance of the ADL5357ACPZ-R7?
The ADL5357ACPZ-R7 achieves best-in-class linearity and noise figure with a nominal LO drive of 0 dBm. Performance remains stable across −6 dBm to +10 dBm, but gain increases slightly while IP3 degrades beyond +5 dBm. For 5G NR TDD systems requiring fast LO switching, maintaining 0 dBm ensures consistent conversion gain and spurious suppression across both LOI1 and LOI2 paths in the ADL5357ACPZ-R7.
Can the ADL5357ACPZ-R7 operate from a 3.3 V supply, and how does performance change?
Yes, the ADL5357ACPZ-R7 operates from 3.3 V to 5 V. At 3.3 V, quiescent current drops to 125 mA, IP1dB decreases to 7.1 dBm, and IIP3 reduces to +21.4 dBm, while noise figure remains near 9.0 dB. This makes the ADL5357ACPZ-R7 suitable for power-constrained small cell radios, though macro base stations typically use 5 V to preserve full dynamic range. The PWDN function is only specified for VPOS ≤ 3.6 V.
How is the differential IF output of the ADL5357ACPZ-R7 interfaced to a 50 Ω ADC input?
The ADL5357ACPZ-R7's IFOP/IFON pins deliver a balanced 200 Ω differential output. To interface with a 50 Ω single-ended ADC input, a 4:1 impedance-ratio RF transformer (e.g., Mini-Circuits TC4-1TX+) is used-this matches 200 Ω differential to 50 Ω single-ended while preserving common-mode rejection. External DC bias must be applied to each IF pin via 10 kΩ resistors to VPOS, as specified in the ADL5357ACPZ-R7 evaluation board schematic.
What is the purpose of the VGS0 and VGS1 pins on the ADL5357ACPZ-R7, and how should they be configured?
VGS0 and VGS1 are digital control inputs that adjust the mixer core's gate bias voltage, enabling four discrete linearity/gain trade-off settings. Grounding both pins (00) sets the nominal mode-delivering 8.6 dB gain and +26.6 dBm IIP3. Applying logic high to either or both alters transconductance: VGS=11 maximizes IP3 at slight gain reduction, while VGS=01 prioritizes gain. Configuration is static; no timing constraints apply for the ADL5357ACPZ-R7.
Does the ADL5357ACPZ-R7 require external matching components at the RF or LO ports?
No external matching is required at the RF or LO ports of the ADL5357ACPZ-R7. Both RFIN and LOI1/LOI2 are internally matched to 50 Ω over their respective frequency ranges (500–1700 MHz and 730–1670 MHz), achieving >12 dB return loss. However, AC coupling capacitors (e.g., 100 pF) are mandatory on RFIN and LOI1/LOI2 to block DC and prevent bias disruption-a requirement explicitly stated in the ADL5357ACPZ-R7 pin descriptions.
ADL5357ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- Cellular, ISM
- Frequency:
- 500MHz ~ 1.7GHz
- Number of Mixers:
- 1
- Gain:
- 8.6dB
- Noise Figure:
- 9.1dB
- Secondary Attributes:
- -
- Current - Supply:
- 100mA
- Voltage - Supply:
- 3.3V ~ 5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-LFCSP-WQ (5x5)
ADL5357ACPZ-R7 FAQ
1.How can I place an order for ADL5357ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADL5357ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADL5357ACPZ-R7 reliable?
The price and inventory of ADL5357ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADL5357ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADL5357ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADL5357ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADL5357ACPZ-R7?
ADL5357ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADL5357ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADL5357ACPZ-R7?
For technical support, including ADL5357ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADL5357ACPZ-R7 requirements.
6.How does Aetrix verify that ADL5357ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADL5357ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADL5357ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADL5357ACPZ-R7?
All ADL5357ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADL5357ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADL5357ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADL5357ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADL5357ACPZ-R7 Tags

-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated

-
ADEX-10+
Mini-Circuits

-
ADE-2+
Mini-Circuits

-
ADE-1+
Mini-Circuits

-
LT5560EDD#PBF
Analog Devices Inc.

-
LT5560EDD#TRPBF
Analog Devices Inc.

-
LTC5562IUC#TRPBF
Analog Devices Inc.

-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated

-
ADE-1ASK+
Mini-Circuits

-
ADE-1L+
Mini-Circuits

-
ADL5350ACPZ-R7
Analog Devices Inc.

-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

