Analog Devices Inc. ADL5358ACPZ-R7
- Part No.:
- ADL5358ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 36-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADL5358ACPZ-R7.pdf
- Description:
- IC MIXER 500MHZ-1.7GHZ 36LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,405
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADL5358ACPZ-R7 from Analog Devices is a dual-balanced RF mixer IC with integrated RF baluns, LO buffer, and IF amplifier, operating from 500 MHz to 1700 MHz RF input and delivering 8.3 dB power conversion gain, 9.9 dB SSB noise figure, and +25.2 dBm input IP3. It serves as the front-end downconversion core in cellular base station receivers and transmit observation paths.
For engineers reviewing the ADL5358ACPZ-R7 datasheet, ADL5358ACPZ-R7 pinout, ADL5358ACPZ-R7 application, or ADL5358ACPZ-R7 equivalent, key selection criteria include its dual-channel architecture with SPDT LO switching, 36-lead LFCSP package, single-supply operation (3.3 V to 5 V), and verified performance under in-band blocking conditions (23 dB NF with 5 dBm blocker).
Technical Context
The ADL5358ACPZ-R7 integrates two independent signal paths-main and diversity-each with dedicated RF baluns, passive doubly balanced mixer cores, and differential open-collector IF amplifiers. Its BiCMOS process enables high linearity while supporting both high-side LO (500–1200 MHz RF) and low-side LO (1200–1700 MHz RF) configurations.
The device features a programmable LO switch (LOSW) for TDD applications, externally adjustable bias via resistor networks (e.g., 1.3 kΩ for MNGM), and power-down mode (<300 μA) activated via PWDN when VPOS ≤ 3.6 V. LO-to-RF leakage is typically −31 dBm, and RF-to-IF isolation exceeds −43 dBc.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Frequency Range | 500 MHz to 1700 MHz - supports cellular bands including GSM, UMTS, LTE FDD/TDD, and private radio links. |
| IF Frequency Range | 30 MHz to 450 MHz - enables direct sampling by ADCs with ≥100 MSPS or IF filtering before digitization. |
| Power Conversion Gain | 8.3 dB typical - reduces need for external IF gain stages, lowering system noise figure and component count. |
| Input IP3 | +25.2 dBm at 900 MHz - ensures robust operation in presence of strong adjacent-channel interferers in base station environments. |
| SSB Noise Figure | 9.9 dB at 5 V - maintains dynamic range in receiver chains where sensitivity and blocking immunity are co-critical. |
| Supply Voltage Range | 3.3 V to 5 V - allows interoperability with common FPGA/ASIC I/O rails and simplifies power architecture. |
| Package | 6 mm × 6 mm, 36-lead LFCSP with exposed paddle - provides thermal efficiency (θJA = 22°C/W) and RF grounding integrity. |
Pinout & Package
The ADL5358ACPZ-R7 is housed in a 6 mm × 6 mm, 36-lead LFCSP with exposed paddle (EPAD) that must be soldered to PCB ground for optimal thermal and RF performance. Pin numbering follows standard top-view layout with COMM (pins 3,5,7,12,20,34) and VPOS (pins 4,6,10,16,21,30,36) distributed for low-impedance supply and ground routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MNIN / DVIN | Main/Diversity RF Input | Single-ended 50 Ω matched inputs requiring AC coupling; enable dual-path diversity or ping-pong receive architectures. |
| LOI1 / LOI2 | LO Input Ports | Two independently matched 50 Ω LO inputs; LOSW selects active path for TDD or frequency-hopping systems. |
| MNOP/MNON / DVOP/DVON | Differential IF Outputs | Open-collector outputs requiring external pull-up inductors; support transformer-coupled or active termination to 200 Ω diff. |
| PWDN | Power-Down Control | Logic-controlled shutdown (≤300 μA) when VPOS ≤ 3.6 V; must be grounded for normal operation at 5 V. |
| VGS0/VGS1/VGS2 | Mixer Bias Control | Three digital inputs setting gate-source voltage for linearity/gain trade-off; 000 = default high-linearity mode. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel RF architecture | Independent main and diversity paths with separate RF baluns, mixers, and IF amps - enables spatial diversity or Tx/Rx observation without external switching. |
| High-isolation SPDT LO switch | LO switch isolation >50 dB across 500–1200 MHz - prevents LO crosstalk between channels in TDD systems. |
| Programmable linearity control | VGS0/VGS1/VGS2 pins adjust mixer bias to optimize IIP3 vs. noise figure - supports dynamic adaptation to varying interference conditions. |
| Single-supply flexibility | Operates from 3.3 V (200 mA) to 5 V (350 mA) - accommodates low-voltage SoC interfaces while maintaining >22 dBm IIP3 at 3.3 V. |
| Integrated RF baluns | On-die baluns eliminate discrete transformers - reduce board area, insertion loss, and layout sensitivity across 500–1700 MHz band. |
Applications
| Cellular Base Station Receiver | Transmit Observation Receiver |
|---|---|
|
Use Scenario: Downconverting received signals in macrocell BTS front-ends handling multiple carriers and modulation schemes (QPSK, 64-QAM). IC Role / Device Role / Timing Role: Dual-path RF mixer providing simultaneous main/diversity signal processing with integrated IF amplification. Use Value: Achieves >54 dB IF channel-to-channel isolation and 25.2 dBm IIP3, enabling high-density carrier aggregation without intermodulation degradation. |
Use Scenario: Monitoring PA output spectrum during transmission to detect spectral regrowth or out-of-band emissions. IC Role / Device Role / Timing Role: High-linearity mixer capturing Tx leakage and harmonics with minimal added noise or distortion. Use Value: Delivers 9.9 dB SSB noise figure and −31 dBm LO-to-RF leakage, ensuring accurate measurement of low-level spurious components near carrier. |
| Radiolink Downconverter | TDD System Front-End |
|
Use Scenario: Converting microwave link signals (e.g., 1.8 GHz) to intermediate frequencies for demodulation in point-to-point backhaul radios. IC Role / Device Role / Timing Role: Single-chip RF-to-IF converter with built-in baluns and LO buffering, eliminating external matching networks. Use Value: Maintains 8.3 dB conversion gain and <−72 dBc IF/2 spurs across temperature, reducing post-mixer filtering complexity. |
Use Scenario: Supporting time-division duplexing in small-cell or massive MIMO systems requiring rapid LO path switching. IC Role / Device Role / Timing Role: Mixer with selectable LO inputs (LOI1/LOI2) and sub-230 ns PWDN response for synchronized Rx/Tx state transitions. Use Value: Enables <160 ns IF output enable delay and 230 ns disable time, meeting tight TDD guard interval timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF mixer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5357ACPZ-R7 | Single-channel version; no diversity path or LO switch; 24-lead LFCSP; lower quiescent current (200 mA @ 5 V). | Lacks dual-path capability and SPDT LO switching - suitable only for non-diversity, fixed-LO receiver designs. | Select when cost, size, or power budget precludes dual-channel requirements and LO agility is unnecessary. |
| ADL5356ACPZ-R7 | Optimized for 1200–2500 MHz RF range; higher IF bandwidth (up to 500 MHz); 36-lead LFCSP same footprint. | Designed for higher-frequency bands (e.g., LTE Band 7/38/41); not validated below 1200 MHz RF. | Choose for 1.8–2.6 GHz systems where ADL5358ACPZ-R7's 500–1200 MHz optimization does not apply. |
Compared with ADL5357ACPZ-R7 and ADL5356ACPZ-R7, the ADL5358ACPZ-R7 uniquely combines dual-channel operation, 500–1700 MHz broadband coverage, and integrated LO switching - making it the only option for cellular base station receivers requiring simultaneous main/diversity processing and TDD LO agility.
Availability
ADL5358ACPZ-R7 is available at Aetrix Electronics and suitable for cellular infrastructure, wireless backhaul, and test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADL5358ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF IC design, serving communications, industrial, and aerospace markets with precision signal processing solutions.
The ADL5358ACPZ-R7 belongs to Analog Devices' high-linearity RF mixer product line, engineered specifically for demanding wireless infrastructure applications where dynamic range, integration, and thermal stability are critical.
FAQ
What is the recommended LO drive level for ADL5358ACPZ-R7?
The ADL5358ACPZ-R7 is optimized for 0 dBm LO drive, with specified operation from −6 dBm to +10 dBm. At 0 dBm, it achieves 8.3 dB power conversion gain and +25.2 dBm input IP3. Lower LO drive reduces gain and linearity; higher drive increases current consumption without proportional benefit. The LO inputs are internally matched to 50 Ω and require AC coupling.
Does ADL5358ACPZ-R7 support both high-side and low-side LO injection?
Yes, ADL5358ACPZ-R7 supports both configurations: high-side LO injection for RF frequencies from 500 MHz to 1200 MHz, and low-side LO injection for 1200 MHz to 1700 MHz. This flexibility allows optimal image rejection and local oscillator planning across its full RF band without external redesign.
How is the power-down function implemented on ADL5358ACPZ-R7?
The PWDN pin disables ADL5358ACPZ-R7 when pulled high (≥1.4 V) under VPOS ≤ 3.6 V, reducing supply current to <300 μA. At 5 V operation, PWDN must be grounded; asserting it high risks damage. The disable response time is 230 ns, and enable time is 160 ns - suitable for TDD frame synchronization.
What external components are required for basic ADL5358ACPZ-R7 operation?
Basic ADL5358ACPZ-R7 operation requires AC-coupling capacitors on MNIN, DVIN, LOI1, and LOI2; low-inductance bypass capacitors on MNCT and DVCT; pull-up inductors on MNOP/MNON and DVOP/DVON; and bias resistors (1.3 kΩ on MNGM/DVGM, 1 kΩ on MNLG/DVLG). No external baluns or transformers are needed due to integrated RF/LO baluns.
Is ADL5358ACPZ-R7 pin-compatible with other devices in the ADL53xx mixer family?
No, ADL5358ACPZ-R7 is not pin-compatible with ADL5357ACPZ-R7 (24-lead) or ADL5356ACPZ-R7 (36-lead but different pin mapping). While ADL5356ACPZ-R7 shares the 36-lead LFCSP package, its pin functions - especially LO and IF routing - differ significantly. PCB layout must be designed specifically for ADL5358ACPZ-R7.
ADL5358ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 36-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- Cellular
- Frequency:
- 500MHz ~ 1.7GHz
- Number of Mixers:
- 2
- Gain:
- 8.3dB
- Noise Figure:
- 9.9dB
- Secondary Attributes:
- -
- Current - Supply:
- 350mA
- Voltage - Supply:
- 3.3V ~ 5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-LFCSP-VQ (6x5.75)
ADL5358ACPZ-R7 FAQ
1.How can I place an order for ADL5358ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADL5358ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADL5358ACPZ-R7 reliable?
The price and inventory of ADL5358ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADL5358ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADL5358ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADL5358ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADL5358ACPZ-R7?
ADL5358ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADL5358ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADL5358ACPZ-R7?
For technical support, including ADL5358ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADL5358ACPZ-R7 requirements.
6.How does Aetrix verify that ADL5358ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADL5358ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADL5358ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADL5358ACPZ-R7?
All ADL5358ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADL5358ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADL5358ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADL5358ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADL5358ACPZ-R7 Tags

-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated

-
ADEX-10+
Mini-Circuits

-
ADE-2+
Mini-Circuits

-
ADE-1+
Mini-Circuits

-
LT5560EDD#PBF
Analog Devices Inc.

-
LT5560EDD#TRPBF
Analog Devices Inc.

-
LTC5562IUC#TRPBF
Analog Devices Inc.

-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated

-
ADE-1ASK+
Mini-Circuits

-
ADE-1L+
Mini-Circuits

-
ADL5350ACPZ-R7
Analog Devices Inc.

-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

