My Inquiry
My Account
Analog Devices Inc. ADL5367ACPZ-R7
- Part No.:
- ADL5367ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 20-WQFN Exposed Pad, CSP
- Datasheet:
-
ADL5367ACPZ-R7.pdf
- Description:
- IC MXR 500MHZ-1.7GHZ DWN 20LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:2,206
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADL5367ACPZ-R7 from Analog Devices is a 500 MHz to 1700 MHz balanced passive mixer IC with integrated RF balun, LO buffer, and high-linearity IF amplifier. It delivers 7.7 dB power conversion loss, 34 dBm input IP3, and 8.3 dB SSB noise figure at 5 V supply, enabling high-dynamic-range downconversion in cellular base station receivers and transmit observation paths.
For engineers reviewing the ADL5367ACPZ-R7 datasheet, ADL5367ACPZ-R7 pinout, ADL5367ACPZ-R7 application, or ADL5367ACPZ-R7 equivalent, key selection criteria include RF/LO frequency coverage (500–1700 MHz / 730–1670 MHz), differential IF output capability, 20-lead LFCSP package thermal performance (θJB = 14.74°C/W), and dual-LO switch support for TDD systems.
Technical Context
The ADL5367ACPZ-R7 employs a doubly balanced passive MOSFET mixer core driven by a three-stage limiting LO amplifier, delivering fixed-amplitude balanced LO drive independent of input level. Its integrated RF balun enables single-ended 50 Ω RF input operation across 500–1700 MHz with <1 dB insertion loss and >20 dB return loss over limited bandwidth.
It features a high-isolation SPDT LO switch (typical isolation >40 dB) controlled by LOSW logic, plus externally programmable LO current via resistor biasing. The IF path includes a differential buffer amplifier optimized for 30–450 MHz output with 34 Ω||1.9 pF differential impedance and supports both 5 V (97 mA) and 3.3 V (56 mA) operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Frequency Range | 500 MHz to 1700 MHz - supports cellular bands including PCS, AWS, and LTE uplink/downlink. |
| LO Frequency Range | 730 MHz to 1670 MHz - enables high-side or low-side injection depending on RF band (e.g., 900–1200 MHz RF with high-side LO; 900–1700 MHz RF with low-side LO). |
| Power Conversion Loss | 7.7 dB typical at 5 V - defines signal attenuation from RF input to differential IF output, including PCB and transformer losses. |
| Input IP3 | 34 dBm typical - determines third-order intermodulation rejection under two-tone conditions, critical for blocking immunity in dense RF environments. |
| SSB Noise Figure | 8.3 dB typical - quantifies degradation of SNR in receive chain; degrades to 21 dB with +5 dBm blocker at ±10 MHz offset. |
| Supply Voltage | 3.3 V to 5 V - supports dual-voltage system integration; quiescent current scales from 56 mA (3.3 V) to 97 mA (5 V). |
| Package | 5 mm × 5 mm, 20-lead LFCSP with exposed paddle - provides low thermal resistance (θJB = 14.74°C/W) for high-power dissipation (605 mW typical). |
Pinout & Package
ADL5367ACPZ-R7 is housed in a 5 mm × 5 mm, 20-lead lead-frame chip-scale package (LFCSP) with exposed thermal pad soldered to PCB ground. The package supports reflow assembly per JEDEC J-STD-020 and offers 1500 V HBM ESD rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VPMX (Pin 1) | IF amplifier positive supply | Separate 3.3–5 V rail for IF buffer; decoupling required near pin. |
| RFIN (Pin 2) | Single-ended RF input | 50 Ω ac-coupled port; internal balun converts to differential drive for mixer core. |
| RFCT (Pin 3) | RF balun center tap | AC ground reference point for internal balun; must be connected to system ground via low-inductance path. |
| COMM (Pins 4,5,16) | DC ground reference | Common return for RF, LO, and IF subsystems; multiple pins reduce ground inductance. |
| LOI1 / LOI2 (Pins 11,15) | Dual LO inputs | Ac-coupled ports for TDD applications; selected via LOSW logic control. |
| LOSW (Pin 9) | LO switch select | 3 V logic input: 0 V selects LOI1, 3 V selects LOI2 - enables rapid LO switching without external switches. |
| VGS0 / VGS1 (Pins 12,13) | Mixer gate bias controls | 3 V logic inputs setting mixer transconductance; grounded for nominal performance. |
| PWDN (Pin 17) | Power-down enable | Active-high control: 3 V disables circuit (<200 µA current); only functional at VS ≤ 3.6 V. |
| IFOP / IFON (Pins 18,19) | Differential IF outputs | True differential 34 Ω||1.9 pF outputs; require external 1:1 or 4:1 transformer for single-ended interface. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated RF balun | Enables single-ended 50 Ω RF input while maintaining >20 dB return loss across 500–1200 MHz, eliminating discrete balun components. |
| Dual-path LO switch | High-isolation SPDT switch allows TDD systems to alternate between two LO sources with <220 ns disable response time. |
| Wide IF bandwidth | 30–450 MHz differential IF output supports multi-carrier and wideband receiver architectures without external IF filtering. |
| Programmable LO drive | LO current set via external resistor, allowing trade-off between linearity (higher current) and power consumption (lower current). |
| Low-voltage operation | Functional at 3.3 V with only 56 mA quiescent current and 7.3 dB conversion loss - suitable for portable or power-constrained baseband designs. |
Applications
| Cellular Base Station Receiver | Transmit Observation Receiver |
|---|---|
Use Scenario: Downconverting 700–2700 MHz cellular signals in macro/micro base station front-ends with strong adjacent-channel interferers. IC Role / Device Role / Timing Role: Balanced passive mixer with integrated RF balun and IF amplifier performing first-stage downconversion to IF. Use Value: 34 dBm IIP3 and 8.3 dB noise figure maintain dynamic range under +5 dBm blockers, reducing need for preselection filtering. | Use Scenario: Monitoring PA output spectrum during transmission to detect distortion or spectral regrowth in LTE/FDD-TDD systems. IC Role / Device Role / Timing Role: High-linearity mixer capturing out-of-band emissions and harmonics from PA output. Use Value: −40 dBm LO-to-RF leakage and −47 dBc RF-to-IF isolation prevent contamination of observation path by transmit signal. |
| Radiolink Downconverter | TDD System LO Switching |
Use Scenario: Converting microwave backhaul signals (e.g., 2.3–2.7 GHz) to lower IF for digitization in point-to-point radio links. IC Role / Device Role / Timing Role: Primary downconversion stage translating RF to 140–450 MHz IF with minimal added noise. Use Value: 7.7 dB conversion loss and 14.74°C/W junction-to-board thermal impedance ensure stable gain and temperature performance over −40°C to +85°C. | Use Scenario: Rapidly toggling between two local oscillators in time-division duplex (TDD) infrastructure equipment. IC Role / Device Role / Timing Role: Integrated SPDT LO switch with LOSW control enabling sub-220 ns transition between LO paths. Use Value: Eliminates need for external RF switches, reducing BOM count and insertion loss in LO distribution network. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar balanced mixer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5357ACPZ-R7 | Same 500–1700 MHz RF range but lacks integrated LO buffer and dual-LO switch; requires external LO amplification. | Best suited for fixed-LO systems where LO drive level and isolation are managed externally. | Select when lower cost and simpler LO architecture are prioritized over integrated switching and buffering. |
| ADL5365ACPZ-R7 | Higher RF range (1200–2500 MHz); different LO range (1400–2400 MHz); same 20-lead LFCSP package and IF specs. | Targeted at higher-frequency bands (e.g., 2.3–2.7 GHz LTE, WiMAX), not direct replacement for 500–1700 MHz coverage. | Choose for 2 GHz+ applications requiring identical form factor and IF interface but extended RF bandwidth. |
Compared with ADL5357ACPZ-R7 and ADL5365ACPZ-R7, the ADL5367ACPZ-R7 uniquely combines 500–1700 MHz RF coverage, integrated LO buffering, and dual-LO switching in a single 20-lead LFCSP - making it optimal for compact, high-dynamic-range TDD receiver designs where board space and LO path complexity are constrained.
Availability
ADL5367ACPZ-R7 is available at Aetrix Electronics and suitable for cellular infrastructure, radiolink downconverters, and TDD observation receivers requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for ADL5367ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving communications, industrial, and instrumentation markets since 1965.
The ADL5367ACPZ-R7 belongs to Analog Devices' high-linearity RF mixer product line, designed specifically for demanding wireless infrastructure applications requiring wide bandwidth, low noise, and robust blocking performance.
FAQ
What is the recommended LO drive level for ADL5367ACPZ-R7?
The ADL5367ACPZ-R7 is specified for typical operation with 0 dBm LO input power, supporting a range from −6 dBm to +10 dBm. At 0 dBm, it achieves 7.7 dB conversion loss and 34 dBm IIP3. Lower LO drive increases conversion loss; higher drive improves linearity marginally but raises current consumption and risk of saturation.
Does ADL5367ACPZ-R7 support both high-side and low-side LO injection?
Yes, ADL5367ACPZ-R7 supports both configurations: high-side LO injection is optimized for 500–1200 MHz RF input, while low-side LO injection is optimized for 900–1700 MHz RF input. The device's internal balun and mixer architecture maintain performance across both modes without hardware change.
How is the power-down function implemented on ADL5367ACPZ-R7?
The PWDN pin (Pin 17) enables hardware-controlled shutdown: connect to ground for normal operation; apply 3.0 V to enter power-down mode (<200 µA supply current). This feature is only active when supply voltage is ≤3.6 V, as specified in the absolute maximum ratings table.
What is the thermal performance of ADL5367ACPZ-R7 in its LFCSP package?
ADL5367ACPZ-R7 has a measured junction-to-board thermal impedance (θJB) of 14.74°C/W when mounted on a 4-layer evaluation board with ground planes and 3×3 thermal vias. With typical power dissipation of 605 mW, this yields a junction temperature rise of ~8.9°C above board temperature - critical for reliability in enclosed base station enclosures.
Can ADL5367ACPZ-R7 be used for upconversion applications?
Yes, ADL5367ACPZ-R7 supports bidirectional operation. In upconversion mode (IF → RF), it achieves comparable conversion loss (7.0–8.5 dB) and IIP3 (28–34 dBm) across 700–1200 MHz RF output, as verified in the datasheet's upconversion characterization section.
ADL5367ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- Cellular
- Frequency:
- 500MHz ~ 1.7GHz
- Number of Mixers:
- 1
- Gain:
- -7.7dB
- Noise Figure:
- 8.3dB
- Secondary Attributes:
- Down Converter
- Current - Supply:
- 97mA
- Voltage - Supply:
- 3.3V ~ 5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-LFCSP-WQ (5x5)
ADL5367ACPZ-R7 FAQ
1.How can I place an order for ADL5367ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADL5367ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADL5367ACPZ-R7 reliable?
The price and inventory of ADL5367ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADL5367ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADL5367ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADL5367ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADL5367ACPZ-R7?
ADL5367ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADL5367ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADL5367ACPZ-R7?
For technical support, including ADL5367ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADL5367ACPZ-R7 requirements.
6.How does Aetrix verify that ADL5367ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADL5367ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADL5367ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADL5367ACPZ-R7?
All ADL5367ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADL5367ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADL5367ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADL5367ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADL5367ACPZ-R7 Tags
-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated
-
ADEX-10+
Mini-Circuits
-
ADE-2+
Mini-Circuits
-
ADE-1+
Mini-Circuits
-
LT5560EDD#PBF
Analog Devices Inc.
-
LT5560EDD#TRPBF
Analog Devices Inc.
-
LTC5562IUC#TRPBF
Analog Devices Inc.
-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated
-
ADE-1ASK+
Mini-Circuits
-
ADE-1L+
Mini-Circuits
-
ADL5350ACPZ-R7
Analog Devices Inc.
-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
