My Inquiry
My Account
Analog Devices Inc. ADM1041ARQZ-REEL7
- Part No.:
- ADM1041ARQZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Power Supply Controllers, Monitors
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADM1041ARQZ-REEL7.pdf
- Description:
- IC SECONDARY SIDE CTRLR 24QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,938
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1041ARQZ-REEL7 from Analog Devices is a secondary-side power supply controller IC designed for N+1 redundant server power supplies. It performs voltage regulation, current sharing, OrFET gate control, and comprehensive fault monitoring-including overvoltage, undervoltage, overcurrent, overtemperature, and reverse-voltage detection-with digital calibration via 160-byte EEPROM and SMBus (I²C-compatible) interface. It operates from a 4.5 V to 5.5 V supply and supports differential remote voltage sensing (VS+/VS−), current-sense amplifier with 65–230× programmable gain, and soft-start ramp control.
For engineers reviewing the ADM1041ARQZ-REEL7 datasheet, ADM1041ARQZ-REEL7 pinout, ADM1041ARQZ-REEL7 application, or ADM1041ARQZ-REEL7 equivalent, this device is selected for high-reliability secondary-side housekeeping in telecom and datacenter power systems where precise load voltage margining, current-share accuracy, and fast fault response (e.g., <2 µs OV-to-FG assertion) are critical.
Technical Context
The ADM1041ARQZ-REEL7 implements a closed-loop secondary-side control architecture using three key analog inputs: differential remote voltage sense (VS+/VS−), current-sense input (CS+/CS− or ICT), and current-share bus feedback (SHRS/SHRO). Its VCMP output drives an optocoupler to regulate the primary-side PWM, while FG provides fast OrFET shutdown on reverse-voltage detection.
It integrates dual error amplifiers (voltage-error and current-limit), a 352-byte field-data EEPROM, SMBus-compliant serial interface with broadcast support, and programmable digital debounce (e.g., 250–500 µs VDDOK delay, 80 ms PSON debounce). All trimming-load voltage, OV/UVP thresholds, soft-start slew, current-sense offset/gain-is performed digitally via register writes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Supply Range | 4.5 V to 5.5 V - powers all internal analog/digital blocks; includes 4.3 V start-up threshold and 3.7 V stop threshold with 0.3 V hysteresis |
| Differential Voltage Sense (VS+/VS−) | 1.7 V to 2.3 V nominal VNOM - enables ±0.14% digital trim resolution (1.74–3.18 mV/step) for precise load voltage setting |
| Current-Sense Gain Range | 65× to 230× - selectable via Reg 16h[2:0]; supports 9.5–44.5 mV input range for optimal SNR across sense resistor or transformer configurations |
| OrFET Gate Drive (FG) | Open-drain N-channel, 0.4 V low-level @ 5 mA - delivers fast (<2 µs) shutdown during reverse-voltage faults to protect redundant bus integrity |
| SMBus Interface | I²C-compatible, 400 kHz max clock - supports register read/write, EEPROM programming, and alert response (ARA) for multi-device coordination |
| Soft-Start Ramp | 0–40 ms programmable period (7-bit resolution) - prevents inrush current by controlling VCMP ramp rate into primary-side PWM |
| EEPROM Capacity | 160-byte calibration + 352-byte field data - retains trim values and operational logs across power cycles without external nonvolatile memory |
Pinout & Package
ADM1041ARQZ-REEL7 is housed in a 24-lead QSOP (Quarter-Size Outline Package) with 0.15 mm lead pitch and exposed pad for thermal enhancement. Pin functions are validated per Analog Devices Rev. 0 datasheet Figures 1, 14, and 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | 5 V core supply; powers all analog/digital circuitry and internal references; monitored for UV/OV lockout |
| VS+, VS− | Differential remote voltage sense inputs | Measure load output voltage at point-of-load; reject common-mode noise; enable precision regulation independent of PCB trace IR drop |
| CS+, CS− | Differential current sense inputs | Accept voltage drop across sense resistor or current transformer; support chopper-stabilized amplification for low-offset DC measurement |
| FG | OrFET gate drive output | Open-drain N-channel output driving OrFET gate; asserts low within 2 µs of reverse-voltage detection to isolate faulty PSU |
| VCMP | Voltage error amplifier output | Analog error signal fed to optocoupler LED; closes regulation loop by adjusting primary-side PWM duty cycle |
| SHRO, SHRS+ | Current share bus outputs | Drive current-share bus in master mode; SHRO is rail-to-rail output; SHRS+ provides buffered reference for slave devices |
| SCL, SDA | SMBus serial interface | I²C-compatible bidirectional communication; supports address selection via ADD0 and alert response (ARA) for system-level fault reporting |
| PSON | Power-on enable input | Active-high logic input with 40–160 ms programmable debounce; initiates soft-start and enables housekeeping functions |
| AC_OK, DC_OK | Status flag outputs | Open-drain outputs indicating AC mains presence and regulated DC output health; configurable as N- or P-channel with polarity inversion |
Key Features
| Feature | Design Value |
|---|---|
| Digital calibration via EEPROM | 160-byte dedicated calibration memory stores trimmed voltage/current thresholds, gain/offset coefficients, and soft-start parameters-eliminating manual potentiometers and factory calibration steps |
| Differential remote voltage sense | VS+/VS− inputs reject common-mode noise up to 2 V and support 1.7–2.3 V nominal VNOM with 0.14% step resolution-enabling ±10 mV load regulation accuracy at point-of-load |
| Programmable current-share offset | Zero-current offset adjustable from 0 to 1.25 V (5.5 mV/step) via Reg 05h-compensates for inter-unit gain mismatch in parallel N+1 configurations |
| Fast reverse-voltage protection | FS/FD comparator detects <50 mV reverse voltage on CS− with <2 µs response to FG assertion-preventing bus collapse during rectifier or capacitor short failures |
| SMBus-configurable fault debounce | All status flags (VDDOK, AC_OK, PSON) and protections (OVP, UVP, OTP) feature user-programmable digital filters-reducing false trips from transient noise without analog RC components |
| Standalone or microcontroller operation | Full functionality available without host MCU: auto-configuration on power-up, local fault handling (e.g., FG shutdown), and SMBus optional for telemetry and reprogramming |
Applications
| Server Power Supply Control | N+1 Redundant Telecom PSU |
|---|---|
Use Scenario: Dual 12 V output rails in a 2U rack-mount server PSU with hot-swap capability and dynamic load sharing. IC Role / Device Role / Timing Role: Secondary-side controller managing voltage setpoint, real-time current share among parallel modules, and OrFET sequencing during insertion/removal. Use Value: Enables ±0.5% load voltage regulation and <±2% current imbalance across 4x modules-meeting ATX12VO and Open Compute Project (OCP) specifications. |
Use Scenario: 48 V intermediate bus converter in a carrier-grade base station with N+1 redundancy and remote temperature monitoring. IC Role / Device Role / Timing Role: Housekeeping controller performing differential voltage sensing, thermistor-based thermal flagging (MON2), and AC mains undervoltage detection (ACSENSE). Use Value: Delivers 100 µs fault-to-shutdown latency on AC loss and 250 µs VDDOK debounce-ensuring clean switchover to backup power without glitching downstream FPGAs. |
| High-Density Datacenter PSU | Industrial Programmable Logic Controller (PLC) Power |
Use Scenario: 54 V output, 2 kW modular PSU with digital margining and firmware-updatable trim tables. IC Role / Device Role / Timing Role: Calibration hub storing per-rail voltage/current trim coefficients in EEPROM and supporting SMBus-based margining commands from BMC. Use Value: Supports ±1% programmable voltage margining (via Reg 19h) and 0.1% current-limit adjustment-validating system robustness under worst-case component tolerances. |
Use Scenario: 24 V isolated DC-DC module powering I/O backplane in harsh industrial environment with wide ambient temperature swing. IC Role / Device Role / Timing Role: Fault manager detecting overtemperature (MON5), local undervoltage (VLS), and ground continuity loss (GND_OK) with latched alerts. Use Value: Provides 160 µs OTP response time and 0.35 V open-ground detection threshold-meeting IEC 61000-4-5 surge immunity requirements for PLC power stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secondary-side power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCD3138RGCT | Digital signal processor (DSP)-based digital controller with integrated PWM; requires external ADCs and firmware development; no built-in EEPROM calibration | Targeted at fully programmable, adaptive control loops-not plug-and-play secondary-side housekeeping | Select when custom control algorithms (e.g., predictive current share) are required; avoid for drop-in replacement due to architectural complexity and layout overhead |
| LM5069MMX-2 | Hot-swap controller with integrated MOSFET driver and current limiting; lacks voltage regulation, current sharing, or SMBus telemetry | Focused on inrush limiting and overcurrent protection only-no VCMP output or OrFET control logic | Choose for simple OR-ing and fault isolation where secondary-side regulation and telemetry are handled externally |
Compared with UCD3138RGCT and LM5069MMX-2, the ADM1041ARQZ-REEL7 uniquely combines analog precision regulation, digital current sharing, OrFET gate control, and SMBus-configurable fault management in a single 24-pin QSOP-reducing BOM count by ≥7 discrete components versus hybrid solutions.
Availability
ADM1041ARQZ-REEL7 is available at Aetrix Electronics and suitable for network servers, telecom power systems, and industrial programmable logic controllers requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADM1041ARQZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADM1041A product line was engineered specifically for secondary-side housekeeping in N+1 redundant server and telecom power supplies-integrating voltage control, current sharing, OrFET management, and fault telemetry into a single IC to eliminate manual calibration and reduce external component count.
FAQ
What is the primary function of the ADM1041ARQZ-REEL7 in a power supply design?
The ADM1041ARQZ-REEL7 serves as a secondary-side controller that manages output voltage regulation, current sharing across parallel modules, OrFET gate control for fault isolation, and comprehensive housekeeping-including overvoltage, undervoltage, overcurrent, overtemperature, and reverse-voltage detection. It replaces multiple discrete analog components and eliminates manual calibration by embedding digital trim in EEPROM. The ADM1041ARQZ-REEL7 interfaces with the primary-side PWM via its VCMP output and communicates with system management via SMBus.
Does the ADM1041ARQZ-REEL7 support both sense-resistor and current-transformer current sensing?
Yes, the ADM1041ARQZ-REEL7 supports both configurations. Pins CS+/CS− accept differential voltage from a sense resistor (ISENSE mode), while ICT accepts current-transformer output with programmable gain settings (4.5× or 2.57×). Selection is controlled via Reg 17h[7] and Reg 17h[5], and gain calibration is stored in EEPROM. The ADM1041ARQZ-REEL7 also provides digital offset and tolerance trimming for each mode to ensure accuracy across temperature and unit variation.
How does the ADM1041ARQZ-REEL7 implement current sharing in N+1 redundant systems?
The ADM1041ARQZ-REEL7 implements current sharing via its SHRO (share output) and SHRS+ (share reference) pins, which form a wired-OR current-share bus. Each device measures its own output current and adjusts its VCMP output to equalize current across parallel units. Zero-current offset (Reg 05h) and gain trim (Reg 16h) compensate for inter-unit mismatches. The ADM1041ARQZ-REEL7 also includes SHARE_OK monitoring and programmable window comparators (±100–400 mV) to validate bus integrity before enabling full load.
What is the role of the FG pin on the ADM1041ARQZ-REEL7, and how fast does it respond to faults?
The FG (Fault Gate) pin is an open-drain N-channel output that drives the gate of an external OrFET to disconnect the power supply from the load during faults. It asserts low within 2 µs of detecting reverse voltage on the CS− pin (FS input), preventing bus collapse in case of rectifier or bulk capacitor shorts. The ADM1041ARQZ-REEL7 also supports programmable turn-on/turn-off thresholds (20–50 mV on, 100–250 mV off) via Reg 03h[7:4] to optimize noise immunity and response speed.
Can the ADM1041ARQZ-REEL7 operate without a microcontroller, and what features remain functional?
Yes, the ADM1041ARQZ-REEL7 supports standalone operation: power-on auto-configuration initializes registers, soft-start ramps VCMP, and fault responses (e.g., FG assertion, DC_OK deassertion) occur autonomously. Voltage margining, current limit, and OVP/UVP thresholds are set via EEPROM-trimmed defaults. SMBus is optional for runtime reconfiguration or telemetry. The ADM1041ARQZ-REEL7 requires no host MCU to perform core secondary-side control-making it ideal for cost-sensitive or firmware-constrained designs.
ADM1041ARQZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- Power Supply, Servers
- Voltage - Input:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Supply:
- 6 mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QSOP
ADM1041ARQZ-REEL7 FAQ
1.How can I place an order for ADM1041ARQZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1041ARQZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1041ARQZ-REEL7 reliable?
The price and inventory of ADM1041ARQZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1041ARQZ-REEL7 is usually 5 days.
3.What payment methods are accepted for ADM1041ARQZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1041ARQZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1041ARQZ-REEL7?
ADM1041ARQZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1041ARQZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1041ARQZ-REEL7?
For technical support, including ADM1041ARQZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1041ARQZ-REEL7 requirements.
6.How does Aetrix verify that ADM1041ARQZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All ADM1041ARQZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1041ARQZ-REEL7 meets industry standards.
7.What is the process for return or replacement of ADM1041ARQZ-REEL7?
All ADM1041ARQZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM1041ARQZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1041ARQZ-REEL7 part is unused and in its original packaging.
Return procedure for ADM1041ARQZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1041ARQZ-REEL7 Tags
-
UC3845AD8TR
Texas Instruments
-
UC2843AD8TR
Texas Instruments
-
LM3880MFX-1AE/NOPB
Texas Instruments
-
LM3880MFX-1AA/NOPB
Texas Instruments
-
INA234AIYBJR
Texas Instruments
-
INA700AYWFR
Texas Instruments
-
LM3880MF-1AE/NOPB
Texas Instruments
-
LM3880MF-1AA/NOPB
Texas Instruments
-
LM3881MM/NOPB
Texas Instruments
-
UCC2802DTR
Texas Instruments
-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
