Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc. ADM1060ARUZ

Name: ADM1060ARUZ
Brand: Analog Devices Inc.
SKU: ADM1060ARUZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADM1060ARUZ

Manufacturer:: Analog Devices Inc.

Category:: Supervisors

Package:: 28-TSSOP (0.173", 4.40mm Width)

Datasheet:: ADM1060ARUZ.pdf

Description:: IC SUPERVISOR 7 CHANNEL 28TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,853

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADM1060ARUZ from Analog Devices is a programmable supervisory/sequencing IC for multivoltage communications systems, featuring 7 independent supply fault detectors (1 high-voltage up to +14.4 V, 4 positive-only up to +6 V, 2 bipolar ±2 V to ±6 V), watchdog timeout programmable from 200 ms to 12.8 s, and 9 configurable programmable driver outputs (PDOs) with internal charge-pump high-drive capability for external N-channel FET gate control - used in server power sequencing and infrastructure network board supervision.

For engineers reviewing the ADM1060ARUZ datasheet, ADM1060ARUZ pinout, ADM1060ARUZ application, or ADM1060ARUZ equivalent, key selection considerations include supply fault detection range coverage, SMBus-programmable logic sequencing depth, PDO output drive modes (including charge-pumped 11–14 V gate drive), EEPROM-based configuration persistence, and bipolar voltage monitoring capability for mixed-signal backplane systems.

Technical Context

The ADM1060ARUZ implements a programmable logic block array (PLBA) with nine macrocells - one per PDO - enabling combinatorial and time-delayed (0–500 ms per edge) sequencing logic across all inputs (VH, VPn, VBn, WDI, GPI1–4). Each macrocell accepts any input signal and can feed outputs to other macrocells (excluding self-feedback), supporting complex interlocked power-up/down sequences.

Supply arbitration uses diode-OR plus synchronous rectifier switching between VH (≥4.5 V) and VPn (≥3.0 V) pins to maintain VDDCAP operation during brownouts; internal 5.25 V regulated supply powers core logic while a dedicated charge pump generates up to 14 V for PDO1–PDO4 high-side FET gate drive - independent of input supply voltages.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Fault Inputs	7 total: 1 × VH (2–14.4 V), 4 × VPn (0.6–6 V), 2 × VBn (±2–6 V) - supports full-board multirail monitoring including negative supplies
Watchdog Timeout Range	200 ms to 12.8 s (8 programmable steps) - enables reliable processor clock monitoring without external timing components
PDO Drive Modes	9 outputs support 6 configurations: open-collector (ext. pull-up), internal pull-up to VDDCAP/VPn, fast pull-up to VDDCAP/VPn, or charge-pumped high-voltage (11–14 V @ 20 µA) for direct N-FET gate drive
Threshold Accuracy	±1.0% for VH/VPn, ±1.5% for VBn (factory preprogrammed); ±2.5% absolute accuracy - ensures precise undervoltage/overvoltage detection across temperature
EEPROM Capacity	256 bytes user EEPROM - stores full device configuration (SFD thresholds, PLBA logic, delays) for automatic power-on initialization
SMBus Interface	Standard 2-wire interface (400 kHz max) - enables in-system reprogramming, real-time status reads, and soft power-down control via serial overdrive
Glitch Filtering	Digital filter on all SFDs (0–100 µs, 8 options) - suppresses transient supply bounce at turn-on without requiring external RC networks

Pinout & Package

ADM1060ARUZ is housed in a 28-lead TSSOP package (4.4 mm × 9.7 mm, 0.65 mm pitch) with exposed pad for thermal dissipation. Pin functions are validated per Analog Devices Rev. B datasheet (Page 49).

Pin/Terminal	Circuit Role	Design Meaning
VH	High-voltage supply input & fault detector	Accepts 2–14.4 V; powers device if ≥4.5 V; provides primary high-rail monitoring path
VP1–VP4	Positive-only supply inputs & fault detectors	Each monitors 0.6–6 V rails; also serve as VDDCAP power sources when ≥3.0 V
VB1–VB2	Bipolar supply inputs & fault detectors	Monitor ±2–6 V rails; polarity selectable per register; not usable for device power
GPI1–GPI4	General-purpose logic inputs	Configurable as level/edge detectors; accept 0–5.5 V inputs regardless of VDDCAP
WDI	Watchdog timer input	Edge-sensitive; asserts fault if no transition occurs within programmed timeout window
SCL/SDA	SMBus serial interface	Standard 2-wire bus (400 kHz); supports read/write of all registers and EEPROM
PDO1–PDO9	Programmable driver outputs	9 independently configurable outputs; PDO1–4 support charge-pumped 11–14 V drive
VDDCAP	Decoupled internal supply node	Requires 1 µF capacitor; reservoir during supply arbitration transitions and brownouts
VCCP	Charge pump reservoir	Requires 1 µF capacitor; stabilizes internally generated high-voltage rail for PDO1–4

Key Features

Feature	Design Value
7-channel programmable supply monitoring	Simultaneous detection of UV/OV/out-of-window faults across mixed-voltage domains (positive, negative, high-voltage) with per-channel hysteresis and glitch filtering
PLBA-based sequencing logic	Nine macrocells enable custom combinatorial logic and cascaded delays (0–500 ms) - e.g., PDO1 asserts only after VP2/VP3/VP4 in tolerance AND VB1/VH stable for 200 ms AND PDO7 asserted
Charge-pumped high-voltage PDOs	PDO1–PDO4 deliver 11–14 V (at 20 µA) to directly drive gates of external N-channel FETs in high-side power switch applications
256-byte user EEPROM	Persists full configuration (thresholds, logic, delays) across power cycles - eliminates boot-time host initialization overhead
Supply arbitration with brownout resilience	Automatic selection of highest valid supply (VH or VPn) plus VDDCAP decoupling capacitor sustains operation during transient supply dips

Applications

Central Office Power Management	Server Board Sequencing
Use Scenario: Supervising multiple DC-DC converted rails (e.g., +48 V backplane → +12 V, +5 V, +3.3 V, –5 V) in telecom line cards with strict power-up order and fault isolation requirements. IC Role / Device Role / Timing Role: Central supervisory sequencer coordinating 7 independent supply rails, detecting out-of-tolerance conditions on bipolar (–5 V) and high-voltage (+12 V) rails, and asserting controlled shutdown via PDO-driven FET gates. Use Value: Prevents latch-up and miscommunication by enforcing DSP core power-up before I/O, and enables safe hot-swap via immediate fault flag assertion and orderly power-down.	Use Scenario: Managing power sequencing for CPU, memory, and peripheral rails on high-density server motherboards where 3.3 V, 5 V, 12 V, and –12 V must power in precise order with redundancy. IC Role / Device Role / Timing Role: Programmable supervisor providing independent fault detection on all rails and generating RESET, POWER_GOOD, and enable signals with sub-100 µs glitch immunity and configurable delays. Use Value: Eliminates need for discrete comparators, timers, and logic gates - reduces BOM count and layout area while enabling field-upgradable sequencing logic via SMBus.
Infrastructure Network Board	High-Density Multivoltage Card
Use Scenario: Monitoring dual-supply FPGA platforms (e.g., 1.2 V core, 2.5 V I/O, 3.3 V auxiliary, –2.5 V analog bias) in packet-switching line cards with watchdog oversight of control processors. IC Role / Device Role / Timing Role: Integrated sequencer and watchdog controller using GPI inputs to synchronize with system RESET and WDI to monitor processor activity - triggering PDO-driven LDO enables and fault flags. Use Value: Guarantees FPGA configuration integrity by holding I/O power until core is stable, and prevents runaway firmware via programmable 200 ms–12.8 s watchdog timeout.	Use Scenario: Enabling compact, multirail power architecture in space-constrained embedded modules (e.g., PCIe accelerator cards) requiring simultaneous monitoring of >5 voltage domains. IC Role / Device Role / Timing Role: Single-chip solution replacing discrete supervisors and logic; uses internal EEPROM to store rail-specific thresholds and sequencing rules for plug-and-play deployment. Use Value: Reduces PCB layer count and component count by consolidating 7 fault detectors, 9 drivers, watchdog, and nonvolatile configuration into one 28-TSSOP IC.

Central Office Power Management

Server Board Sequencing

Use Scenario: Supervising multiple DC-DC converted rails (e.g., +48 V backplane → +12 V, +5 V, +3.3 V, –5 V) in telecom line cards with strict power-up order and fault isolation requirements.

IC Role / Device Role / Timing Role: Central supervisory sequencer coordinating 7 independent supply rails, detecting out-of-tolerance conditions on bipolar (–5 V) and high-voltage (+12 V) rails, and asserting controlled shutdown via PDO-driven FET gates.

Use Value: Prevents latch-up and miscommunication by enforcing DSP core power-up before I/O, and enables safe hot-swap via immediate fault flag assertion and orderly power-down.

Use Scenario: Managing power sequencing for CPU, memory, and peripheral rails on high-density server motherboards where 3.3 V, 5 V, 12 V, and –12 V must power in precise order with redundancy.

IC Role / Device Role / Timing Role: Programmable supervisor providing independent fault detection on all rails and generating RESET, POWER_GOOD, and enable signals with sub-100 µs glitch immunity and configurable delays.

Use Value: Eliminates need for discrete comparators, timers, and logic gates - reduces BOM count and layout area while enabling field-upgradable sequencing logic via SMBus.

Infrastructure Network Board

High-Density Multivoltage Card

Use Scenario: Monitoring dual-supply FPGA platforms (e.g., 1.2 V core, 2.5 V I/O, 3.3 V auxiliary, –2.5 V analog bias) in packet-switching line cards with watchdog oversight of control processors.

IC Role / Device Role / Timing Role: Integrated sequencer and watchdog controller using GPI inputs to synchronize with system RESET and WDI to monitor processor activity - triggering PDO-driven LDO enables and fault flags.

Use Value: Guarantees FPGA configuration integrity by holding I/O power until core is stable, and prevents runaway firmware via programmable 200 ms–12.8 s watchdog timeout.

Use Scenario: Enabling compact, multirail power architecture in space-constrained embedded modules (e.g., PCIe accelerator cards) requiring simultaneous monitoring of >5 voltage domains.

IC Role / Device Role / Timing Role: Single-chip solution replacing discrete supervisors and logic; uses internal EEPROM to store rail-specific thresholds and sequencing rules for plug-and-play deployment.

Use Value: Reduces PCB layer count and component count by consolidating 7 fault detectors, 9 drivers, watchdog, and nonvolatile configuration into one 28-TSSOP IC.

Equivalent & Alternatives

The following parts are listed as comparable options for similar supervisory/sequencing applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS386000RGPT	6-channel supervisor (no bipolar inputs); fixed 200 ms watchdog; no charge-pump PDOs; no EEPROM; smaller 20-pin QFN package	Limited to positive-only rails; lacks negative supply monitoring and high-voltage (>6 V) support; no persistent configuration storage	Choose for cost-sensitive, single-rail-dominant designs where EEPROM persistence and bipolar monitoring are unnecessary
MAX16053ATL+T	8-channel supervisor with 2.5 V–5.5 V supply range; no VH input (>6 V); no charge-pump outputs; 128-byte EEPROM; supports JTAG programming	Cannot monitor +12 V or –5 V rails directly; requires external level-shifting for high-voltage inputs; lower drive strength on outputs	Prefer when JTAG integration is required and all monitored supplies fall within 2.5–5.5 V range with no negative rails

Compared with TPS386000RGPT and MAX16053ATL+T, the ADM1060ARUZ uniquely supports bipolar voltage monitoring, high-voltage (up to +14.4 V) detection, and internally charge-pumped PDOs - making it the only option among the three capable of driving external N-FETs without external boost circuitry while managing mixed-signature power domains.

Availability

ADM1060ARUZ is available at Aetrix Electronics and suitable for central office systems, server power management, and infrastructure network board applications requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed threshold accuracy.

Supply support for ADM1060ARUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and a legacy of precision power management innovation.

The ADM1060ARUZ belongs to Analog Devices' power supervision and sequencing product line, engineered specifically for high-reliability communications infrastructure where multirail coordination, fault resilience, and nonvolatile configuration are critical design requirements.

FAQ

What voltage ranges does the ADM1060ARUZ support for supply fault detection?

The ADM1060ARUZ supports three distinct detection ranges: one high-voltage input (VH) from 2 V to 14.4 V, four positive-only inputs (VP1–VP4) from 0.6 V to 6 V, and two bipolar inputs (VB1–VB2) from –6 V to –2 V or +1 V to +6 V. Each range has programmable undervoltage/overvoltage thresholds with factory-calibrated ±1.0% accuracy on VH/VPn and ±1.5% on VBn - enabling precise fault detection across mixed-signature power architectures.

How does the ADM1060ARUZ handle power supply arbitration during brownout conditions?

The ADM1060ARUZ uses an internal VDD arbitrator that selects the highest valid supply between VH (≥4.5 V) and VPn (≥3.0 V) pins, employing synchronous rectifier switching to minimize voltage drop (~0.2 V). During brownouts, the VDDCAP decoupling capacitor (1 µF recommended) sustains internal logic while the arbitrator switches to the next-highest supply - ensuring continuous fault flag assertion and orderly system shutdown even during transient dips.

Can the ADM1060ARUZ drive external N-channel FETs directly, and if so, how?

Yes - the ADM1060ARUZ's PDO1 through PDO4 feature an internally charge-pumped high-voltage mode delivering 11–14 V (at 20 µA) to directly drive the gates of external N-channel FETs. This eliminates the need for external boost circuits in high-side switch applications. The charge pump is powered from VCCP, which requires its own 1 µF reservoir capacitor per the datasheet.

What type of nonvolatile memory does the ADM1060ARUZ include, and how is it used?

The ADM1060ARUZ integrates 256 bytes of user-accessible EEPROM organized as general-purpose storage. This memory retains full device configuration - including SFD thresholds, PLBA logic definitions, delay settings, and fault mask states - enabling automatic power-on initialization without host processor intervention. It is accessed exclusively via the SMBus interface and supports 100,000 write cycles with 10-year data retention at 55°C junction temperature.

Does the ADM1060ARUZ support negative supply monitoring, and how is it implemented?

Yes - the ADM1060ARUZ includes two dedicated bipolar supply fault detectors (VB1 and VB2) that monitor negative supplies from –6 V to –2 V. Polarity is selected per detector via Bit 7 in the BSnSEL register. These inputs use a 190 kΩ impedance referenced to an internal 2.25 V reference in negative mode, enabling accurate fault detection on analog bias rails without external level-shifting circuitry.

ADM1060ARUZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: Super Sequencer®

Package/Case:: 28-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: Sequencer

Number of Voltages Monitored:: 7

Voltage - Threshold:: Adjustable/Selectable

Output:: Programmable

Reset:: -

Reset Timeout:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-TSSOP

ADM1060ARUZ FAQ

1.How can I place an order for ADM1060ARUZ through Aetrix?

Please submit a Request for Quotation (RFQ) for ADM1060ARUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADM1060ARUZ reliable?

The price and inventory of ADM1060ARUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1060ARUZ is usually 5 days.

3.What payment methods are accepted for ADM1060ARUZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1060ARUZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADM1060ARUZ?

ADM1060ARUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADM1060ARUZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADM1060ARUZ?

For technical support, including ADM1060ARUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1060ARUZ requirements.

6.How does Aetrix verify that ADM1060ARUZ is sourced from the original manufacturer or authorized distributors?

All ADM1060ARUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1060ARUZ meets industry standards.

7.What is the process for return or replacement of ADM1060ARUZ?

All ADM1060ARUZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1060ARUZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADM1060ARUZ part is unused and in its original packaging.

Return procedure for ADM1060ARUZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…