Analog Devices Inc. ADM1062ACPZ
- Part No.:
- ADM1062ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 40-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADM1062ACPZ.pdf
- Description:
- IC SUPERVISOR 10 CHANNEL 40LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1062ACPZ from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10-supply fault detection (±1% accuracy), 12-bit ADC voltage readback, six 8-bit DACs for closed-loop margining (0.300 V–1.551 V), internal/remote temperature sensing, and a state-machine-based sequencing engine with 63 programmable states. It supports FPGA/DSP supply sequencing in telecom line cards.
For engineers reviewing the ADM1062ACPZ datasheet, ADM1062ACPZ pinout, ADM1062ACPZ application, or ADM1062ACPZ equivalent, key selection considerations include its dual-mode PDO outputs (charge-pumped HV drive up to 14 V for N-FET gates + LV logic-level push/pull), SMBus-programmable configuration via 256-byte EEPROM, and support for in-circuit margining test at ±5% of nominal supplies.
Technical Context
The ADM1062ACPZ implements a deterministic state-machine sequencing engine with conditional transitions triggered by input events (e.g., supply OK, fault, timeout), enabling precise power-up/down control and fault-handling sequences across up to 10 rails. Its 12-bit SAR ADC digitizes attenuated VH/VPx/VXx inputs with 0.44 ms per conversion and ±2.5 LSB INL.
Margining is implemented via six independent 8-bit DACs with buffered outputs (2.36 mV LSB, ±0.75 LSB INL), each selectable across four center-voltage ranges (0.6 V to 1.25 V); DAC outputs interface directly to dc-dc converter feedback or reference nodes for closed-loop adjustment without external op-amps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Supervision Accuracy | ±1% across all voltages and −40°C to +85°C - enables reliable undervoltage/overvoltage detection without calibration |
| ADC Resolution & Speed | 12-bit SAR, 0.44 ms/conversion - supports real-time monitoring of 12 channels including internal/remote temperature |
| DAC Output Range | 0.300 V to 1.551 V, 8-bit - provides precise trim capability for dc-dc converter feedback nodes |
| PDO Drive Capability | PDO1–PDO6: charge-pumped 12.5 V typical at 1 μA load - directly drives N-FET gates without external level shifters |
| Sequencing Engine States | 63 programmable states - allows complex conditional sequencing logic for multi-rail power domains |
| SMBus Interface | 400 kHz compliant, 2-wire - enables host microcontroller configuration and runtime status polling |
| Temperature Sensing | Internal sensor ±3°C, remote diode ±3°C - supports thermal management in dense server/routing boards |
Pinout & Package
ADM1062ACPZ is available in a 40-lead, 6 mm × 6 mm LFCSP package with exposed pad (NC, recommended for mechanical stability). Pin functions are validated per Analog Devices DS Rev. D, Figure 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH, VP1–VP4, VX1–VX5 | Supervisory Inputs | High-impedance analog inputs for supply fault detection; VH supports up to 14.4 V with selectable attenuation |
| PDO1–PDO10 | Configurable Outputs | PDO1–PDO6 support charge-pumped HV mode (up to 14 V) for N-FET gate drive; PDO7–PDO10 operate as LV logic drivers |
| DAC1–DAC6 | Voltage Output Terminals | Buffered 8-bit DAC outputs; each independently configurable for center voltage range and polarity |
| REFIN / REFOUT | Reference Interface | 2.048 V ±0.25% reference source and input; enables high-accuracy ADC conversions when used internally |
| SDA / SCL / A0 / A1 | SMBus Interface | Standard 2-wire bus with hardware address pins A0/A1; supports multiple devices on same bus |
| DN / DP | Remote Temp Sense | Differential input for external thermal diode; supports remote junction temperature measurement |
Key Features
| Feature | Design Value |
|---|---|
| 10-Supply Fault Detection | Simultaneous supervision of VH, VP1–VP4, and VX1–VX5 with <0.5% accuracy at 25°C - eliminates need for discrete supervisors per rail |
| Closed-Loop Margining | Six DACs + 12-bit ADC enable automatic supply adjustment and verification without host intervention - reduces production test time |
| Charge-Pumped PDOs | PDO1–PDO6 deliver ≥12 V output from 3 V supply - enables direct control of high-side N-FETs in power path sequencing |
| Configurable Sequencing Engine | 63-state machine with event-triggered transitions - supports custom power-up order, fault recovery, and watchdog-integrated sequences |
| Integrated Temperature Sensing | Local sensor + remote diode interface measured by same 12-bit ADC - simplifies thermal monitoring architecture |
Applications
| Telecom Line Cards | Server Power Subsystems |
|---|---|
Use Scenario: Multivoltage line cards with DSPs, FPGAs, and PHYs requiring strict sequencing and margining during burn-in. IC Role / Device Role / Timing Role: Central sequencer and margining controller coordinating 10+ rails, detecting faults, and adjusting supplies via DAC feedback injection. Use Value: Enables automated in-circuit testing at −5%/+5% supply margins while verifying functional integrity under stress conditions. | Use Scenario: Dual-CPU server motherboards with >8 voltage domains needing coordinated startup and thermal-aware shutdown. IC Role / Device Role / Timing Role: Supervisory hub managing power-up sequence, reporting rail status via SMBus, and triggering thermal throttling via remote diode readings. Use Value: Reduces BOM count by replacing discrete supervisors, sequencers, and margining DACs with single-chip solution. |
| FPGA Development Platforms | Industrial Control Systems |
Use Scenario: High-density FPGA carrier boards with mixed 1.0 V, 1.2 V, 1.8 V, 3.3 V, and 12 V rails requiring flexible reconfiguration. IC Role / Device Role / Timing Role: Programmable sequencing engine executing user-defined state transitions based on FPGA DONE signal and supply OK flags. Use Value: Eliminates fixed-logic sequencers; allows firmware updates to modify power sequence without PCB change. | Use Scenario: Ruggedized PLC backplanes with wide-temperature operation and long product lifecycle requirements. IC Role / Device Role / Timing Role: Reliable supervisor providing ±1% supply monitoring over −40°C to +85°C and EEPROM-stored configuration retention. Use Value: Ensures consistent power sequencing across decades of field deployment with no drift-induced failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1066ACPZ | Same 40-lead LFCSP package; adds 2 extra VX inputs (VX6–VX7) and 2 additional PDOs (PDO11–PDO12); identical DAC/ADC specs | Supports up to 12-supply systems; otherwise functionally interchangeable in 10-rail designs | Select ADM1066ACPZ only if expansion headroom for future rail additions is required |
| TPS40400RHLR | TI 6-rail sequencer with integrated 6-channel ADC but no DACs or margining; 32-pin QFN; SMBus-compatible but no EEPROM | Lacks closed-loop margining capability and remote temperature sensing; limited to simpler sequencing-only use cases | Choose TPS40400RHLR only when margining and thermal monitoring are not required |
Compared with ADM1062ACPZ, ADM1066ACPZ offers scalability for larger systems without changing layout, while TPS40400RHLR provides lower-cost sequencing-only functionality at the expense of margining and thermal features - making ADM1062ACPZ optimal for production test and thermally constrained environments.
Availability
ADM1062ACPZ is available at Aetrix Electronics and suitable for telecom line cards, server power subsystems, and FPGA development platforms requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADM1062ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial, and communications markets.
The ADM1062ACPZ belongs to Analog Devices' Super Sequencer® family, designed specifically for complex multivoltage system supervision, closed-loop supply margining, and intelligent power sequencing in telecom infrastructure and high-end computing platforms.
FAQ
What is the primary function of the ADM1062ACPZ in a multivoltage system?
The ADM1062ACPZ serves as a fully configurable supervisory and sequencing IC that monitors up to 10 voltage rails with ±1% accuracy, executes programmable power-up/down sequences using its 63-state sequencing engine, and performs closed-loop voltage margining via six integrated 8-bit DACs. The ADM1062ACPZ integrates these functions into a single chip to replace multiple discrete supervisors, sequencers, and margining DACs in systems like telecom line cards and servers.
How does the ADM1062ACPZ support voltage margining during production testing?
The ADM1062ACPZ supports in-circuit voltage margining by injecting DAC-adjusted signals into the feedback node or reference input of dc-dc converters, enabling precise ±5% supply deviation testing without external equipment. Its six 8-bit DACs (0.300 V–1.551 V range, 2.36 mV LSB) and 12-bit ADC provide closed-loop readback and adjustment - a capability built into the ADM1062ACPZ and confirmed in the Rev. D datasheet's margining section.
What are the key differences between the ADM1062ACPZ and ADM1066ACPZ?
The ADM1066ACPZ is a pin-compatible extension of the ADM1062ACPZ, adding two extra VX inputs (VX6–VX7) and two additional PDO outputs (PDO11–PDO12) while retaining identical DAC resolution, ADC performance, sequencing engine architecture, and package footprint. All other specifications - including ±1% supervision accuracy, 12-bit ADC, and 63-state sequencer - are shared between ADM1062ACPZ and ADM1066ACPZ per Analog Devices' ordering guide.
Can the ADM1062ACPZ drive N-channel MOSFETs directly, and if so, which pins support this?
Yes, the ADM1062ACPZ can directly drive N-channel MOSFET gates using its charge-pumped high-voltage PDO outputs. Pins PDO1 through PDO6 support this mode, delivering up to 14 V (typical 12.5 V at 1 μA load) from a minimum 3.0 V supply - eliminating the need for external level shifters or gate drivers in power-path control applications. This capability is explicitly specified in the ADM1062ACPZ datasheet Rev. D, Table 1 under "High Voltage (Charge Pump) Mode".
Does the ADM1062ACPZ include nonvolatile configuration storage, and how is it programmed?
Yes, the ADM1062ACPZ includes 256 bytes of user EEPROM for storing configuration data, including supply thresholds, sequencing states, DAC settings, and SMBus addresses. Programming is performed via the SMBus interface using Analog Devices' GUI-based software tool, which writes configuration images to the EEPROM during power-up or runtime - a feature documented in the ADM1062ACPZ Rev. D datasheet Sections "EEPROM" and "Configuration Download at Power-Up".
ADM1062ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 40-VFQFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 10
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP-VQ (6x6)
ADM1062ACPZ FAQ
1.How can I place an order for ADM1062ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1062ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1062ACPZ reliable?
The price and inventory of ADM1062ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1062ACPZ is usually 5 days.
3.What payment methods are accepted for ADM1062ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1062ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1062ACPZ?
ADM1062ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1062ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1062ACPZ?
For technical support, including ADM1062ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1062ACPZ requirements.
6.How does Aetrix verify that ADM1062ACPZ is sourced from the original manufacturer or authorized distributors?
All ADM1062ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1062ACPZ meets industry standards.
7.What is the process for return or replacement of ADM1062ACPZ?
All ADM1062ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1062ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1062ACPZ part is unused and in its original packaging.
Return procedure for ADM1062ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1062ACPZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

