Analog Devices Inc. ADM1062ASUZ
- Part No.:
- ADM1062ASUZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 48-TQFP
- Datasheet:
-
ADM1062ASUZ.pdf
- Description:
- IC SUPERVISOR 10 CHANNEL 48TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,439
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1062ASUZ from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10 supply fault detectors (±1% accuracy), a 12-bit ADC for voltage readback, six 8-bit DACs for closed-loop margining (0.300 V–1.551 V output), internal/external temperature sensing, and a state-machine-based sequencing engine with 63 programmable states. It supports DSP/FPGA supply sequencing in telecom line cards.
For engineers reviewing the ADM1062ASUZ datasheet, ADM1062ASUZ pinout, ADM1062ASUZ application, or ADM1062ASUZ equivalent, key selection criteria include its 40-lead 6 mm × 6 mm LFCSP package, SMBus interface, VH/VPx supply arbitration architecture, charge-pumped high-voltage PDO outputs (up to 14 V), and dual-mode VXx inputs (analog fault detection or digital logic).
Technical Context
The ADM1062ASUZ implements a deterministic state-machine sequencing engine with conditional transitions triggered by input events (e.g., supply OK, fault, timeout), enabling precise power-up/down control and fault recovery across up to 10 rails. Its supply arbitration selects VDDCAP from the highest of VH (3.0–14.4 V) or VPx (3.0–6.0 V), ensuring operation even if one rail fails.
It integrates six buffered 8-bit DACs with four selectable center-point ranges (0.6 V to 1.25 V), each capable of sourcing/sinking 100 μA into ≤50 pF loads with 2 μs settling time, and a 12-bit SAR ADC with ±2.5 LSB INL, 0.44 ms per conversion, and round-robin scanning across all monitored inputs including VH, VPx, and VXx pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Supervision Accuracy | ±1% across all voltages and −40°C to +85°C - ensures reliable undervoltage/overvoltage detection without recalibration. |
| ADC Resolution & Speed | 12-bit SAR, 0.44 ms/conversion - enables fast, high-fidelity readback of all 10 supervised supplies for closed-loop margining verification. |
| DAC Output Range | 0.300 V to 1.551 V (6 ranges) - directly interfaces dc-dc converter feedback or reference nodes for precise ±5% margining. |
| Programmable Outputs | 10 PDOs: 6 charge-pumped HV (up to 14 V, 20 μA avg), 4 LV push-pull/open-collector - drives N-FET gates or logic enables without external level shifters. |
| Input Flexibility | 5 dual-function VXx pins (0.573–1.375 V threshold or digital logic) + 4 VPx + 1 VH - supports mixed low/high-voltage rail monitoring in one device. |
| Temperature Sensing | Internal sensor (±3°C) + remote diode interface (±3°C) - provides board-level thermal management for power-sensitive FPGA/DSP systems. |
| SMBus Interface | 400 kHz compliant, address set by A0/A1 - allows configuration, real-time margining adjustment, and status polling in live systems. |
Pinout & Package
ADM1062ASUZ is housed in a 40-lead, 6 mm × 6 mm LFCSP package with exposed pad (NC, recommended for mechanical stability). Power is derived from VH or VPx rails; VDDCAP is internally regulated to 4.75 V.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH, VP1–VP4, VX1–VX5 | Supervisory Inputs | VH monitors 6–14.4 V rails; VPx monitors 1.25–6 V; VXx supports 0.573–1.375 V analog thresholds or digital logic inputs. |
| PDO1–PDO10 | Configurable Outputs | PDO1–PDO6 support charge-pumped HV drive (12 V typical) for N-FET gate control; PDO7–PDO10 are LV logic drivers. |
| DAC1–DAC6 | Voltage Output Terminals | Buffered 8-bit DAC outputs; each independently programmable for closed-loop margining of individual dc-dc converters. |
| SDA/SCL, A0/A1 | SMBus Interface | Standard 2-wire bus; A0/A1 set 7-bit slave address (default 0x2C), enabling multi-device configuration on shared bus. |
| DN/DP | Remote Temp Interface | Differential input for external thermal diode - enables accurate remote junction temperature measurement. |
| REFIN/REFOUT | Reference System | REFOUT = 2.048 V ±0.25%; REFIN accepts internal REFOUT or external reference to improve ADC gain accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| 10-rail supervision with <0.5% accuracy at 25°C | Enables simultaneous monitoring of complex multivoltage systems (e.g., CPU core, I/O, memory rails) with minimal calibration overhead. |
| 63-state sequencing engine with event-triggered transitions | Supports intricate power-up sequences (e.g., bias before enable), fault-handling workflows (e.g., isolate failed rail), and watchdog-integrated recovery. |
| Closed-loop margining using DAC + ADC feedback | Automatically adjusts dc-dc output via DAC trim node while verifying actual voltage with ADC - eliminates manual test fixture setup. |
| Charge-pumped HV PDO outputs (PDO1–PDO6) | Drives N-FET gates directly without external boost circuitry - simplifies high-side switch implementation for rail enable/disable. |
| User EEPROM (256 bytes) with GUI-configurable settings | Stores full sequencing logic, fault thresholds, DAC calibrations, and SMBus addresses - enables field updates and design reuse across platforms. |
Applications
| Central Office Line Cards | Servers & Routers |
|---|---|
Use Scenario: Monitoring and sequencing 12 V, 5 V, 3.3 V, 1.8 V, and 1.2 V rails powering line interface units and packet processors. IC Role / Device Role / Timing Role: Central supervisory sequencer coordinating power delivery timing, detecting out-of-tolerance conditions, and triggering fail-safe shutdowns. Use Value: Prevents system lockup during brownout by enforcing strict power-up order and isolating faulty rails before damage occurs. | Use Scenario: Managing power sequencing for multi-core CPUs, DDR4 memory, PCIe switches, and PHYs in 1U rack servers. IC Role / Device Role / Timing Role: Configurable sequencer enforcing staggered ramp-up to limit inrush current, with real-time voltage margining during burn-in testing. Use Value: Enables automated in-circuit margining at −5% and +5% of nominal supplies - verifies system robustness without manual probe adjustments. |
| DSP/FPGA Power Systems | Multivoltage Industrial Controllers |
Use Scenario: Sequencing core (0.85 V), auxiliary (1.2 V), I/O (3.3 V), and transceiver (2.5 V) supplies for Xilinx Kintex or TI C66xx devices. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors rail health and executes FPGA configuration sequence (e.g., VCCINT before VCCAUX before DONE). Use Value: Guarantees correct configuration state by holding reset until all supplies meet tolerance and sequencing delays complete. | Use Scenario: Controlling isolated 24 V, 12 V, 5 V, and 3.3 V rails in PLC backplanes with redundant power inputs. IC Role / Device Role / Timing Role: Redundant supervisor using VH/VPx arbitration - remains operational if primary 24 V rail fails and secondary 12 V takes over. Use Value: Maintains continuous supervision during hot-swap events, preventing unexpected resets during field maintenance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1066ARUZ | 12-supply supervision, identical sequencing engine and DAC/ADC architecture, but in 48-lead TQFP package. | Supports two additional supply inputs; same margining and temperature features; requires larger PCB footprint. | Select when >10 rails must be supervised and TQFP layout is acceptable. |
| TPS40400RHLR | 6-rail sequencer with integrated 6-channel PWM controller; no DACs or ADC; only basic voltage monitoring (±1.5%). | Lacks closed-loop margining, remote temperature sensing, and SMBus configurability; targets cost-sensitive DC/DC-centric designs. | Select when sequencing-only function suffices and margining/temperature features are unnecessary. |
Compared with ADM1062ASUZ, ADM1066ARUZ extends rail count without changing core functionality, while TPS40400RHLR trades configurability and precision for integration with power stage control - making ADM1062ASUZ optimal for high-accuracy, software-defined sequencing and margining.
Availability
ADM1062ASUZ is available at Aetrix Electronics and suitable for central office systems, server/routers, and DSP/FPGA supply sequencing requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADM1062ASUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADM1062ASUZ belongs to Analog Devices' Super Sequencer® family, designed specifically for intelligent, software-configurable power management in multirail telecom, computing, and industrial systems where reliability, precision margining, and flexible sequencing are critical.
FAQ
What is the primary function of the ADM1062ASUZ in a power management system?
The ADM1062ASUZ serves as a configurable supervisory sequencer that monitors up to 10 voltage rails with ±1% accuracy, executes programmable power-up/down sequences using a 63-state engine, and implements closed-loop voltage margining via six 8-bit DACs and a 12-bit ADC. In systems like telecom line cards, the ADM1062ASUZ ensures safe, repeatable power delivery while enabling in-circuit validation of supply tolerances.
How does the ADM1062ASUZ achieve supply redundancy, and which pins are involved?
The ADM1062ASUZ achieves supply redundancy through internal arbitration between VH (3.0–14.4 V) and VPx (3.0–6.0 V) pins, selecting the highest valid voltage to generate VDDCAP (4.75 V regulated). This ensures continued operation if one rail fails. The VH and VP1–VP4 pins serve dual roles: they power the device and simultaneously feed the supply fault detectors - eliminating single points of failure in critical infrastructure.
Can the ADM1062ASUZ perform voltage margining without external components, and what is the supported range?
Yes, the ADM1062ASUZ performs voltage margining with minimal external components: its six 8-bit DACs output 0.300 V to 1.551 V (four center-point ranges) directly into dc-dc converter feedback or reference nodes. Each DAC sources/sinks up to 100 μA into ≤50 pF loads with 2 μs settling time. The integrated 12-bit ADC reads back actual rail voltages, enabling fully closed-loop adjustment - verified in-circuit during production testing of the ADM1062ASUZ.
What are the key differences between the VXx and VPx input pins on the ADM1062ASUZ?
VXx pins (VX1–VX5) are high-impedance (1 MΩ) dual-function inputs supporting either analog fault detection (0.573–1.375 V thresholds, no attenuation error) or general-purpose digital logic. VPx pins (VP1–VP4) are lower-impedance (52 kΩ) analog inputs with selectable attenuation, covering 1.25–6.0 V ranges. Unlike VXx, VPx pins can also power the device - making them critical for both supervision and supply arbitration in the ADM1062ASUZ.
Does the ADM1062ASUZ support remote temperature monitoring, and how is it implemented?
Yes, the ADM1062ASUZ supports remote temperature monitoring via differential DN/DP pins that interface with an external thermal diode (e.g., CPU/GPU junction diode). Paired with its internal temperature sensor (±3°C accuracy), the device uses the same 12-bit ADC to digitize both signals. Remote measurements are performed with 200 μA/12 μA current sourcing/sinking, enabling accurate board- and die-level thermal profiling - a key capability for thermal-aware sequencing in the ADM1062ASUZ.
ADM1062ASUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 48-TQFP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 10
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFP (7x7)
ADM1062ASUZ FAQ
1.How can I place an order for ADM1062ASUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1062ASUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1062ASUZ reliable?
The price and inventory of ADM1062ASUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1062ASUZ is usually 5 days.
3.What payment methods are accepted for ADM1062ASUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1062ASUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1062ASUZ?
ADM1062ASUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1062ASUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1062ASUZ?
For technical support, including ADM1062ASUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1062ASUZ requirements.
6.How does Aetrix verify that ADM1062ASUZ is sourced from the original manufacturer or authorized distributors?
All ADM1062ASUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1062ASUZ meets industry standards.
7.What is the process for return or replacement of ADM1062ASUZ?
All ADM1062ASUZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1062ASUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1062ASUZ part is unused and in its original packaging.
Return procedure for ADM1062ASUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1062ASUZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

