Analog Devices Inc. ADM1063ASUZ
- Part No.:
- ADM1063ASUZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 48-TQFP
- Datasheet:
-
ADM1063ASUZ.pdf
- Description:
- IC SUPERVISOR 10 CHANNEL 48TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,346
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1063ASUZ from Analog Devices is a multisupply supervisory and sequencing IC with integrated 12-bit ADC, temperature monitoring (1 internal + 2 remote diode channels), and 10 programmable driver outputs (PDOs). It supervises up to 10 voltage rails with <1.0% accuracy across −40°C to +85°C, supports supply margining on 6 rails, and implements state-machine-based sequencing via SMBus-configurable EEPROM. It is used in multivoltage server line cards for coordinated FPGA/DSP power-up and fault recovery.
For engineers reviewing the ADM1063ASUZ datasheet, ADM1063ASUZ pinout, ADM1063ASUZ application, or ADM1063ASUZ equivalent, key selection criteria include its 10-supply supervision capability, charge-pumped high-voltage PDOs (up to 14 V) for N-FET gate drive, dual-mode VXx inputs (analog fault detection or digital logic), round-robin ADC readback of 12 channels, and support for hot-swap-safe 12 V backplane powering.
Technical Context
The ADM1063ASUZ integrates a deterministic sequencing engine (SE) implementing a 63-state finite state machine, enabling conditional transitions based on input events (e.g., supply OK, overtemperature, watchdog timeout). Its 12-bit SAR ADC performs simultaneous voltage readback and temperature measurement using shared analog front-end resources, with configurable input attenuation for VH (6–14.4 V), VPx (1.25–6 V), and VXx (0.573–1.375 V) inputs.
Power arbitration selects the highest valid supply among VH or VPx (≥3.0 V) to generate a regulated 4.75 V VDDCAP output; this architecture ensures redundancy without external OR-ing. Six PDOs (PDO1–PDO6) integrate internal charge pumps to deliver ≥10.5 V at 1 μA for driving external N-FETs, while all 10 PDOs support open-collector, push-pull, or weak-pull-up modes referenced to VDDCAP or VPx.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Supervision Inputs | 10 total: VH (6–14.4 V), VP1–VP4 (1.25–6 V), VX1–VX5 (0.573–1.375 V); each independently configurable for UV/OV/out-of-window faults |
| ADC Resolution & Channels | 12-bit SAR ADC with round-robin scanning of up to 12 inputs (VH, VPx, VXx, temp sensors, REFIN); conversion time 0.44 ms per channel |
| Temperature Sensing | 1 internal sensor (±3°C accuracy) + 2 remote diode channels (±3°C); uses D1P/D1N and D2P/D2N pins; resolution 0.125°C/code |
| PDO Output Modes | 10 programmable outputs: 6 support charge-pumped HV mode (11–14 V), all support LV push-pull (to VDDCAP/VPx) or open-collector with internal 20 kΩ pull-up |
| Sequencing Engine | 63-state FSM controlled via EEPROM configuration; supports power-up/down sequencing, fault event handling, and SMBus-triggered software jumps |
| Supply Arbitration | Auto-selects highest valid supply from VH or VPx (min 3.0 V); generates regulated 4.75 V VDDCAP with 10 μF decoupling; supports brownout holdover |
| SMBus Interface | Standard 2-wire interface (400 kHz max); supports EEPROM programming, real-time register access, and interrupt reporting via SDA/SCL |
Pinout & Package
ADM1063ASUZ is packaged in a 40-lead, 6 mm × 6 mm LFCSP with exposed pad (NC, recommended for mechanical stability). Pin functions are validated per Analog Devices Rev. D datasheet Figures 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH, VP1–VP4, VX1–VX5 | Supervision Input Channels | VH: high-voltage rail monitor (6–14.4 V); VPx: mid/low-voltage rails (1.25–6 V); VXx: dual-function (fault detection or GPIO) |
| PDO1–PDO10 | Programmable Driver Outputs | PDO1–PDO6: charge-pump HV mode for N-FET gate drive; all PDOx: configurable as push-pull, open-collector, or weak-pull-up |
| D1P/D1N, D2P/D2N | Remote Temperature Sensor Interfaces | Differential inputs for two external thermal diodes; enable remote junction temperature measurement |
| REFIN/REFOUT | ADC Reference Interface | REFOUT provides 2.048 V ±0.25% reference; REFIN accepts internal REFOUT or external precision reference for improved ADC INL |
| SDA/SCL, A0/A1 | SMBus Control Interface | 2-wire bus communication; A0/A1 set 7-bit slave address (0x2C–0x2F); supports EEPROM configuration and runtime register access |
Key Features
| Feature | Design Value |
|---|---|
| 10-Supply Fault Detection | Configurable thresholds with <1.0% total accuracy across temperature; supports undervoltage, overvoltage, and out-of-window detection per rail |
| Integrated Sequencing Engine | 63-state hardware FSM enables deterministic, event-driven power sequencing without host CPU intervention |
| Charge-Pumped High-Voltage PDOs | PDO1–PDO6 deliver ≥10.5 V at 1 μA to directly drive N-FET gates in high-side switch configurations |
| 12-Bit ADC with Margining Support | Reads all supervised voltages and temperatures; enables closed-loop voltage margining on 6 rails via SMBus-controlled DAC adjustment |
| Redundant Power Arbitration | Automatically selects highest valid supply (VH or VPx ≥3.0 V) to generate VDDCAP; maintains operation during single-rail brownouts |
| User EEPROM Configuration | 256-byte EEPROM stores full device configuration (sequencing states, thresholds, PDO modes); retains settings across power cycles |
Applications
| Server Line Card Power Management | FPGA/DSP Supply Sequencing |
|---|---|
Use Scenario: Managing power-up order and inter-rail timing constraints for 12 V backplane, 3.3 V I/O, 1.2 V core, and 1.8 V memory rails on a telecom line card. IC Role / Device Role / Timing Role: Centralized supervisor and sequencer enforcing strict voltage ramp timing, monitoring rail health, and triggering fault recovery. Use Value: Eliminates discrete timers and comparators; reduces BOM count by integrating ADC, temp sensing, and 10-channel sequencing into one IC. |
Use Scenario: Coordinating power delivery to Xilinx Kintex or Intel Stratix FPGA banks requiring staggered VCCINT, VCCAUX, VCCIO, and MGTAVCC ramps. IC Role / Device Role / Timing Role: Configurable state machine controlling PDO outputs to enable DC-DC converters and LDOs in precise sequence with programmable delays. Use Value: Prevents FPGA configuration failure due to out-of-spec voltage sequencing; enables dynamic reconfiguration via SMBus during system debug. |
| Multivoltage System In-Circuit Test | Central Office Equipment Monitoring |
Use Scenario: Performing automated voltage margining and fault injection during production test of telecom power modules. IC Role / Device Role / Timing Role: Closed-loop margining controller adjusting DAC-set reference points and verifying rail response via integrated ADC readback. Use Value: Enables real-time margin validation without external DMMs; captures pass/fail data via SMBus for test log integration. |
Use Scenario: Long-term thermal and supply health monitoring in NEBS-compliant central office switches operating at −5°C to +65°C ambient. IC Role / Device Role / Timing Role: Dual remote diode inputs track heatsink and ASIC junction temperatures; internal sensor monitors local die temperature. Use Value: Provides early warning of thermal runaway; supports predictive maintenance through trend analysis of ADC voltage drift over time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multisupply supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1166ACPZ | 8-supply supervision (vs. 10), no integrated ADC, no temperature sensing, 8 PDOs, TQFN-40 package only | Lacks voltage readback and thermal monitoring; suitable only for basic sequencing without telemetry | Select when cost sensitivity outweighs need for ADC/margining; requires external ADC for voltage verification |
| TPS40422RTWR | 2-phase synchronous buck controller with integrated sequencing logic; no ADC, no temp sensing, 2 dedicated EN outputs | Designed for DC-DC control + sequencing; not a standalone supervisor; limited to 2-rail coordination | Choose only when primary requirement is tightly coupled PWM control + sequencing; not a functional substitute for ADM1063ASUZ's telemetry capabilities |
Compared with ADM1166ACPZ and TPS40422RTWR, ADM1063ASUZ uniquely combines 10-rail supervision, integrated 12-bit ADC readback, dual remote temperature sensing, and charge-pumped high-voltage PDOs-enabling full telemetry-driven power management in a single chip where alternatives require multiple ICs or sacrifice monitoring fidelity.
Availability
ADM1063ASUZ is available at Aetrix Electronics and suitable for server line cards, FPGA/DSP power systems, multivoltage telecom equipment, and central office infrastructure requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for ADM1063ASUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial automation, and communications infrastructure.
The ADM1063ASUZ belongs to Analog Devices' Power Management and Supervisory IC product line, designed specifically for complex multirail systems requiring deterministic sequencing, real-time telemetry, and robust fault handling in servers, routers, and telecom line cards.
FAQ
What is the maximum number of voltage rails the ADM1063ASUZ can supervise?
The ADM1063ASUZ can supervise up to 10 independent voltage rails using its VH, VP1–VP4, and VX1–VX5 inputs. Each input supports programmable undervoltage, overvoltage, and out-of-window fault detection with <1.0% accuracy across temperature. The device does not require external components to configure these thresholds, as all supervision logic is implemented internally and stored in EEPROM.
Does the ADM1063ASUZ support voltage margining, and how many rails can be adjusted?
Yes, the ADM1063ASUZ provides a complete closed-loop voltage margining solution for 6 voltage rails. It uses its integrated 12-bit ADC to measure rail voltages and internal DACs to adjust reference points via SMBus commands. Margining is performed in real time without host processor involvement, and results are verified through ADC readback-ensuring accuracy within the specified ±1% threshold tolerance.
What are the key differences between the PDO output modes on the ADM1063ASUZ?
The ADM1063ASUZ offers three PDO modes: (1) Open-collector with external pull-up (standard), (2) Push-pull driven to VDDCAP or VPx, and (3) Open-collector with internal weak pull-up (~20 kΩ). Additionally, PDO1–PDO6 support charge-pumped high-voltage mode (11–14 V), enabling direct drive of N-FET gates without external level shifters-a capability absent in PDO7–PDO10.
How does the ADM1063ASUZ handle power supply redundancy and brownout conditions?
The ADM1063ASUZ uses an internal VDD arbitrator that continuously selects the highest valid supply among VH or VPx (≥3.0 V) to generate its 4.75 V VDDCAP output. During brownouts, the VDDCAP decoupling capacitor (10 μF) acts as a reservoir, sustaining operation until the next highest supply takes over-eliminating reset glitches and enabling seamless rail handover without external circuitry.
Can the ADM1063ASUZ measure temperature, and what sensor types does it support?
Yes, the ADM1063ASUZ integrates one internal die temperature sensor (±3°C accuracy) and supports two external remote thermal diodes via differential D1P/D1N and D2P/D2N inputs. All temperature measurements use the same 12-bit ADC, achieving 0.125°C resolution per code. Remote diode readings are calibrated against the internal sensor to compensate for series resistance and nonlinearity.
ADM1063ASUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 48-TQFP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 10
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFP (7x7)
ADM1063ASUZ FAQ
1.How can I place an order for ADM1063ASUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1063ASUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1063ASUZ reliable?
The price and inventory of ADM1063ASUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1063ASUZ is usually 5 days.
3.What payment methods are accepted for ADM1063ASUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1063ASUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1063ASUZ?
ADM1063ASUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1063ASUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1063ASUZ?
For technical support, including ADM1063ASUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1063ASUZ requirements.
6.How does Aetrix verify that ADM1063ASUZ is sourced from the original manufacturer or authorized distributors?
All ADM1063ASUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1063ASUZ meets industry standards.
7.What is the process for return or replacement of ADM1063ASUZ?
All ADM1063ASUZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1063ASUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1063ASUZ part is unused and in its original packaging.
Return procedure for ADM1063ASUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1063ASUZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

