Analog Devices Inc. ADM1064ACPZ
- Part No.:
- ADM1064ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 40-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADM1064ACPZ.pdf
- Description:
- IC SUPERVISOR 10 CHANNEL 40LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,466
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1064ACPZ from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10 supply fault detectors (±1.0% accuracy across temperature), a 12-bit SAR ADC for voltage readback of up to 12 channels, and 10 programmable driver outputs (PDOs) with dual-mode operation (LV logic or HV FET gate drive). It enables precise power-up/down sequencing in DSP/FPGA boards.
For engineers reviewing the ADM1064ACPZ datasheet, ADM1064ACPZ pinout, ADM1064ACPZ application, or ADM1064ACPZ equivalent, key selection considerations include its 40-lead LFCSP package, SMBus programmability, charge-pumped high-voltage PDO capability (up to 14 V), 0.573–14.4 V supervision range, and integrated EEPROM for configuration persistence.
Technical Context
The ADM1064ACPZ implements a state-machine-based Sequencing Engine (SE) supporting up to 63 programmable states, enabling conditional output transitions based on input events (e.g., supply OK, fault, timeout). Its architecture separates analog supervision (10 SFDs with selectable attenuation) from digital control (SMBus interface, EEPROM-configurable logic).
Power is derived from the highest active supply among VH (3.0–14.4 V) or VPx (3.0–6.0 V), regulated internally to VDDCAP (2.7–5.4 V), with built-in brownout resilience via 10 μF decoupling. The 12-bit ADC uses an internal 2.048 V reference (REFOUT) or external REFIN, achieving ±2.5 LSB INL and 0.44 ms per conversion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Supervision Range | VH: 2.5–14.4 V; VPx: 0.573–6.0 V; VXx: 0.573–1.375 V - supports direct monitoring of core, I/O, and auxiliary rails without external dividers |
| ADC Resolution & Accuracy | 12-bit SAR; ±1% absolute accuracy over −40°C to +85°C - enables precise margining and telemetry in production test |
| PDO Output Modes | 6 HV outputs (PDO1–PDO6): charge-pumped up to 14 V for N-FET gate drive; all 10 support push-pull, open-collector, or weak pull-up - flexible enable/control of DC/DC converters and LDOs |
| Sequencing Engine | 63-state finite state machine with event-triggered transitions - allows complex power sequencing including fault recovery, watchdog integration, and multi-rail dependencies |
| SMBus Interface | 400 kHz compliant; A0/A1 address pins; supports EEPROM configuration download at power-up - enables field-updatable sequencing without host processor involvement |
| Package & Thermal | 40-lead LFCSP (6 mm × 6 mm); θJA = 25°C/W - suitable for space-constrained server line cards with high thermal reliability |
Pinout & Package
The ADM1064ACPZ is housed in a 40-lead Lead Frame Chip Scale Package (LFCSP) with exposed pad (NC, for mechanical stability only). Pin functions are validated per Analog Devices Rev. E datasheet Figures 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH, VP1–VP4, VX1–VX5 | Analog supervision inputs / digital GPIO | 10 configurable inputs: VH/VPx supervise supplies up to 14.4 V; VXx serve as ultralow-threshold SFDs or CMOS logic inputs |
| PDO1–PDO10 | Programmable driver outputs | PDO1–PDO6 support HV FET gate drive (12 V typical); all PDOs configurable as push-pull, open-collector, or weak pull-up to VDDCAP/VPx |
| VDDCAP, GND, AGND, REFGND | Power and ground domains | VDDCAP is regulated LDO output (4.75 V typ); AGND/REFGND isolate analog/ADC reference paths to minimize noise coupling |
| SDA, SCL, A0, A1 | SMBus interface & addressing | Standard 2-wire bus; A0/A1 set 7-bit slave address - enables daisy-chaining multiple ADM1064ACPZ devices on one bus |
| REFOUT, REFIN, AUX1, AUX2 | ADC reference & auxiliary inputs | REFOUT provides 2.048 V ±0.25% reference; REFIN accepts external reference; AUX1/AUX2 add two single-ended ADC channels |
Key Features
| Feature | Design Value |
|---|---|
| 10-channel supply supervision | ±1.0% accuracy across −40°C to +85°C with programmable UV/OV/out-of-window detection - eliminates need for discrete supervisors in 10-rail systems |
| Integrated 12-bit ADC | Reads VH, VPx, VXx, AUX1, AUX2, and REFOUT - enables real-time voltage telemetry without external ADC or mux |
| Charge-pumped HV PDOs | PDO1–PDO6 deliver up to 14 V at 20 μA average current - directly drives N-FETs for high-side switching of 12 V rails |
| Configurable sequencing engine | 63-state FSM with conditional branching on input events - implements fault-handling sequences (e.g., power-cycle on rail failure) without host intervention |
| User EEPROM (256 bytes) | Stores full configuration (SFD thresholds, PDO modes, SE states) - retains settings across power cycles; programmed via GUI or SMBus |
Applications
| Server Power Sequencing | DSP/FPGA Board Supervision |
|---|---|
Use Scenario: Coordinating startup of CPU core, memory, I/O, and auxiliary rails in 1U rack servers with tight timing margins. IC Role / Device Role / Timing Role: Central sequencing controller enforcing strict power-up order (e.g., VCCINT before VCCAUX) and detecting rail collapse during operation. Use Value: Prevents latch-up and configuration errors by ensuring FPGA configuration completes only after stable core and auxiliary supplies are present. | Use Scenario: Monitoring and sequencing 8+ voltage rails on high-density DSP accelerator cards with mixed 0.85 V, 1.2 V, 1.8 V, 3.3 V, and 12 V supplies. IC Role / Device Role / Timing Role: Simultaneous fault detection (UV/OV) on all rails plus ADC-based margining verification during in-circuit test. Use Value: Reduces test time by replacing 10 discrete supervisors and external ADC with single-chip solution, while enabling post-deploy telemetry. |
| In-Circuit Supply Margining | Redundant Telecom Line Cards |
Use Scenario: Automated voltage margining during manufacturing test to validate supply tolerance margins under load. IC Role / Device Role / Timing Role: ADC reads actual rail voltages while SFDs monitor for out-of-window faults during controlled ±5% perturbation. Use Value: Achieves <0.5% measurement accuracy at 25°C and <1.0% across temperature - meets telecom GR-63-CORE margining requirements. | Use Scenario: Ensuring fail-safe power sequencing across dual 48 V backplane feeds in central office line cards with hot-swap capability. IC Role / Device Role / Timing Role: Using VH input to monitor 48 V backplane (via resistor divider), VPx for local DC/DC outputs, and PDOs to control redundant power modules. Use Value: Power arbitration from highest VPx/VH input ensures continuous operation during backplane switchover; charge-pumped PDOs drive OR-ing FETs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multirail supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1066ACPZ | Same pinout, enhanced ADC (13-bit), added watchdog timer, higher VDDCAP max (5.5 V), extended EEPROM (512 B) | Better suited for designs requiring tighter ADC accuracy or independent watchdog reset independent of sequencing engine | Select ADM1066ACPZ if 13-bit ADC resolution or dedicated watchdog functionality is required; otherwise ADM1064ACPZ offers optimal cost/performance for standard sequencing |
| TPS40400RHLR | 6-input supervisor with integrated 6-channel PMBus sequencer; no onboard ADC; 32-pin QFN; lower supervision voltage range (0.5–5.5 V) | Limited to ≤6 rails; lacks voltage telemetry; relies on external host for configuration and readback | Choose TPS40400RHLR for simpler 6-rail systems where host-based control is acceptable and ADC telemetry is unnecessary |
Compared with ADM1066ACPZ, the ADM1064ACPZ trades 1-bit ADC resolution and watchdog independence for lower cost and proven maturity in volume telecom deployments; versus TPS40400RHLR, it delivers autonomous 10-rail supervision with integrated telemetry-eliminating host dependency and reducing BOM count.
Availability
ADM1064ACPZ is available at Aetrix Electronics and suitable for server/routers, multivoltage system line cards, DSP/FPGA supply sequencing, in-circuit testing of margined supplies, and central office systems requiring stable component supply and long-term lifecycle support.
Supply support for ADM1064ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial, communications, and automotive markets.
The ADM1064ACPZ belongs to Analog Devices' Super Sequencer® family, designed specifically for autonomous, high-accuracy power supply monitoring and sequencing in complex multirail systems such as telecom infrastructure and enterprise computing platforms.
FAQ
What is the maximum input voltage the ADM1064ACPZ can supervise on its VH pin?
The ADM1064ACPZ supports supervision of up to 14.4 V on the VH pin when configured in high-range mode, with ±0.05% input attenuator error. Absolute maximum rating is 16 V, but functional supervision is limited to 14.4 V per datasheet Table 1. This enables direct monitoring of 12 V backplane supplies using appropriate external resistive dividers.
Does the ADM1064ACPZ require an external reference for its 12-bit ADC to achieve specified accuracy?
No-the ADM1064ACPZ includes an internal 2.048 V ±0.25% reference (REFOUT) that can be routed directly to REFIN for ADC operation. Using this internal reference achieves ±1% absolute accuracy across temperature. An external reference may improve performance but is not required for datasheet-specified ADC accuracy.
How many programmable driver outputs does the ADM1064ACPZ have, and what are their voltage capabilities?
The ADM1064ACPZ has 10 programmable driver outputs (PDO1–PDO10). PDO1–PDO6 support charge-pumped high-voltage mode (up to 14 V at 20 μA), suitable for driving N-FET gates. All 10 PDOs support standard logic-level modes: push-pull (to VDDCAP or VPx), open-collector, or weak pull-up-providing flexibility for enabling DC/DC converters, LDOs, or status LEDs.
Can the ADM1064ACPZ operate autonomously without a host processor?
Yes-the ADM1064ACPZ executes sequencing and supervision autonomously using its internal Sequencing Engine (SE) and EEPROM-stored configuration. It requires no host intervention after power-up; SMBus is used only for initial programming or runtime updates. Fault handling, state transitions, and ADC readback occur independently.
What package type is used for the ADM1064ACPZ, and does it include thermal enhancement features?
The ADM1064ACPZ uses a 40-lead LFCSP (6 mm × 6 mm) with exposed pad. The exposed pad is a no-connect (NC) but should be soldered to the PCB for improved mechanical stability and thermal dissipation. Its θJA of 25°C/W (per Table 3) confirms effective thermal performance in compact, high-power-density applications like line cards.
ADM1064ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 40-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 10
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP-VQ (6x6)
ADM1064ACPZ FAQ
1.How can I place an order for ADM1064ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1064ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1064ACPZ reliable?
The price and inventory of ADM1064ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1064ACPZ is usually 5 days.
3.What payment methods are accepted for ADM1064ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1064ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1064ACPZ?
ADM1064ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1064ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1064ACPZ?
For technical support, including ADM1064ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1064ACPZ requirements.
6.How does Aetrix verify that ADM1064ACPZ is sourced from the original manufacturer or authorized distributors?
All ADM1064ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1064ACPZ meets industry standards.
7.What is the process for return or replacement of ADM1064ACPZ?
All ADM1064ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1064ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1064ACPZ part is unused and in its original packaging.
Return procedure for ADM1064ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1064ACPZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

