My Inquiry
My Account
Analog Devices Inc. ADM1065ACPZ
- Part No.:
- ADM1065ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 40-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADM1065ACPZ.pdf
- Description:
- IC SUPERVISOR 10 CHANNEL 40LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,662
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1065ACPZ from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, featuring 10 programmable supply fault detectors with <0.5% accuracy at 25°C, 10 programmable driver outputs (PDOs), and an embedded state-machine sequencing engine supporting up to 63 states. It monitors supplies from 0.573 V to 14.4 V and drives N-FET gates via charge-pumped outputs (PDO1–PDO6) in DSP/FPGA power-up sequencing applications.
For engineers reviewing the ADM1065ACPZ datasheet, ADM1065ACPZ pinout, ADM1065ACPZ application, or ADM1065ACPZ equivalent, key selection considerations include its dual-mode VXx inputs (analog SFD or digital logic), SMBus-programmable sequencing logic, VDDCAP arbitration from VPx/VH rails, 8-bit threshold resolution, and support for both high-voltage FET drive and low-voltage logic enable functions.
Technical Context
The ADM1065ACPZ implements a deterministic state-machine sequencing engine (SE) that conditions output transitions on real-time input events-enabling precise power-up/down sequencing, fault-handling, and watchdog integration. Its 10-input supervision architecture includes five dedicated analog channels (VH, VP1–VP4) with selectable attenuators and five dual-function VXx pins supporting either ultralow-range analog thresholds (0.573–1.375 V) or CMOS/TTL digital inputs.
Power is autonomously derived from the highest active rail among VH (up to 14.4 V) or VPx (up to 6.0 V), regulated to a stable 4.75 V VDDCAP via internal LDO arbitration. All PDO outputs are software-configurable: PDO1–PDO6 support charge-pumped 12 V gate drive; PDO7–PDO10 operate as LV logic drivers with pull-up options to VDDCAP or VPx; all support open-collector, push-pull, or weak-pull-up modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Monitoring Range | 0.573 V to 14.4 V across VH, VPx, and VXx inputs with 8-bit programmable thresholds |
| Accuracy | <0.5% at 25°C; <1.0% over −40°C to +85°C - enables tight margining of modern low-voltage rails |
| VDDCAP Regulation | 4.75 V ±0.65 V, sourced from highest of VH (≥3.0 V) or VPx (≥3.0 V) - ensures operation during brownouts |
| PDO Output Modes | Three per pin: open-collector (external pull-up), push-pull (to VDDCAP/VPx), or charge-pumped HV (12 V typical, PDO1–PDO6 only) |
| SMBus Interface | Standard 2-wire interface with 400 kHz max clock; A0/A1 address bits allow up to 4 devices on same bus |
| Sequencing Engine States | 63 programmable states with conditional transitions - supports complex multi-rail sequencing logic without external MCU |
| User EEPROM | 256 bytes for full configuration storage - retains settings across power cycles; programmed via GUI tool |
Pinout & Package
ADM1065ACPZ is packaged in a 40-lead, 6 mm × 6 mm LFCSP with exposed pad (NC, soldered for mechanical stability). Pin functions are validated per Analog Devices' Rev. E datasheet Figures 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH | High-voltage analog input | Supervises supplies up to 14.4 V using selectable attenuator; contributes to VDDCAP arbitration |
| VP1–VP4 | Low-voltage analog inputs | Monitor 1.25–6.0 V supplies with three attenuation ranges; also feed VDDCAP arbitration |
| VX1–VX5 | Dual-function inputs | Configurable as ultralow-threshold SFDs (0.573–1.375 V) or CMOS/TTL logic inputs |
| PDO1–PDO10 | Programmable driver outputs | PDO1–PDO6: charge-pumped HV (12 V) for N-FET gates; PDO7–PDO10: LV logic drivers with flexible pull-up sourcing |
| VDDCAP | Regulated device supply | 4.75 V LDO output; requires 10 µF decoupling capacitor; powers internal logic and PDO pull-ups |
| SDA/SCL | SMBus interface | Bidirectional open-drain pins requiring external pull-ups; support configuration download and runtime monitoring |
| A0/A1 | SMBus address select | Set 7-bit slave address bits 0 and 1; enable up to four ADM1065ACPZ devices on one bus |
Key Features
| Feature | Design Value |
|---|---|
| 10-channel supply supervision | Supports simultaneous monitoring of core, I/O, and auxiliary rails in FPGA/DSP systems with <1% total error across temperature |
| Charge-pumped PDO outputs | PDO1–PDO6 deliver ≥10.5 V at 1 µA load - directly drive N-FET gates without external boost circuitry |
| State-machine sequencing engine | 63-state deterministic controller enables fault-aware sequencing (e.g., halt on UV fault, retry after delay) without firmware |
| Dual-mode VXx inputs | Each VXx pin serves as either precision analog monitor (0.573–1.375 V, 3.14 mV step) or noise-immune digital input - maximizes pin utility |
| VDDCAP supply arbitration | Automatically selects highest valid rail (VH or VPx) with ~0.2 V dropout - sustains operation during single-rail failure or hot-swap transients |
Applications
| Server Power Sequencing | FPGA Core/I/O Rail Control |
|---|---|
Use Scenario: Coordinating power-up order of CPU core, memory, and PCIe rails in 1U server line cards with tight timing margins. IC Role / Device Role / Timing Role: Central sequencing engine enforcing strict voltage ramp dependencies and generating reset signals only after all rails stabilize. Use Value: Eliminates need for discrete timers and comparators; reduces BOM count by consolidating 10 independent supervisors into one IC. | Use Scenario: Managing sequential enablement of 0.85 V core, 1.2 V auxiliary, and 2.5 V I/O supplies in Xilinx Kintex Ultrascale+ FPGA designs. IC Role / Device Role / Timing Role: Supervising each rail with independent undervoltage/out-of-window detection while driving FET gates via PDO1–PDO6 for rail isolation. Use Value: Enables dynamic reconfiguration of power sequence via SMBus without hardware changes; supports in-circuit margining tests. |
| Multivoltage Line Card Monitoring | Central Office System Redundancy |
Use Scenario: Real-time supervision of +3.3 V, +5 V, +12 V, and −48 V distributed supplies on telecom line cards with hot-swap capability. IC Role / Device Role / Timing Role: Fault detector for all rails using VH (for 12 V), VPx (for 3.3/5 V), and VXx (for −48 V derived reference); triggers PDO-driven shutdown on first fault. Use Value: Achieves <0.5% accuracy at 25°C on critical rails - meets GR-63-CORE reliability requirements for telecom infrastructure. | Use Scenario: Ensuring uninterrupted operation in carrier-grade central office systems where dual backplane supplies (12 V and 48 V) feed redundant subsystems. IC Role / Device Role / Timing Role: Arbitrating VDDCAP from either VH (12 V) or VPx (derived 5 V), maintaining sequencer functionality even if primary supply fails. Use Value: Provides inherent supply redundancy - device remains active during switchover, preventing false resets or sequencing aborts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multirail supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1066ACPZ | Same pinout and feature set; adds integrated watchdog timer with dedicated WDI input and programmable timeout | Required when system-level watchdog supervision (e.g., host processor health check) must be tightly coupled with power sequencing | Select ADM1066ACPZ if watchdog functionality is mandatory; otherwise ADM1065ACPZ offers identical sequencing/supervision at lower cost |
| TPS659122ZQW | Integrated PMIC with buck/boost regulators; sequencing capability limited to 6 rails; no charge-pumped HV PDOs | Used in portable/embedded systems where power conversion + basic sequencing is needed in single package | Choose TPS659122ZQW only when regulator integration is required; ADM1065ACPZ provides superior precision, 10-rail support, and FET-driving capability for fixed infrastructure |
Compared with ADM1066ACPZ, ADM1065ACPZ omits the dedicated watchdog input but retains identical sequencing flexibility and supervision accuracy; versus TPS659122ZQW, ADM1065ACPZ delivers higher rail count, finer threshold resolution (8-bit vs. 6-bit), and true 12 V gate drive - making it optimal for high-reliability, high-channel-count infrastructure applications.
Availability
ADM1065ACPZ is available at Aetrix Electronics and suitable for server/routers, multivoltage line cards, DSP/FPGA supply sequencing, central office systems, and in-circuit testing of margined supplies requiring stable component supply and long-term lifecycle support.
Supply support for ADM1065ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and aerospace markets.
The ADM1065ACPZ belongs to Analog Devices' Super Sequencer® family, designed specifically for high-accuracy, software-configurable power supply monitoring and sequencing in complex multivoltage systems such as servers, routers, and telecom line cards.
FAQ
What is the maximum supply voltage that ADM1065ACPZ can supervise on the VH pin?
The ADM1065ACPZ supports supervision of supplies up to 14.4 V on the VH pin using its high-range input attenuator. This allows direct monitoring of 12 V backplane rails. Absolute maximum rating for VH is 16 V, but operation above 14.4 V is not guaranteed per specifications. The device uses this input both for fault detection and as a candidate source for VDDCAP arbitration.
How does ADM1065ACPZ handle power supply arbitration between VH and VPx pins?
ADM1065ACPZ employs an internal VDD arbitrator that continuously selects the highest valid voltage among VH and VP1–VP4 to regulate the 4.75 V VDDCAP supply. The architecture uses five LDOs operating in OR configuration with ~0.2 V dropout. If multiple supplies are within 100 mV, the first to reach control maintains it until another exceeds it by >100 mV - ensuring stable, glitch-free device operation during rail transitions.
Can all 10 PDO outputs of ADM1065ACPZ drive N-channel MOSFET gates?
No - only PDO1 through PDO6 support charge-pumped high-voltage mode capable of delivering ≥10.5 V at 1 µA, sufficient to fully enhance standard N-FETs. PDO7–PDO10 operate exclusively in low-voltage modes (push-pull or open-collector) with VOH limited to VDDCAP or VPx levels (≤6.0 V), making them suitable for logic enables but not direct gate drive of most N-FETs requiring >8 V threshold voltage.
What is the role of the VXx pins in ADM1065ACPZ, and how are they configured?
The VX1–VX5 pins on ADM1065ACPZ are dual-function: they can be configured either as high-impedance analog inputs for ultralow-threshold supply fault detection (0.573–1.375 V, 3.14 mV resolution) or as CMOS/TTL-compatible digital logic inputs. Configuration is done via register settings - no hardware change is needed. When used as analog inputs, they provide the same comparator hysteresis and glitch filtering as VPx/VH; as digital inputs, they accept VIH ≥2.0 V and VIL ≤0.8 V.
Does ADM1065ACPZ require external components for basic operation, and which ones are mandatory?
Yes - ADM1065ACPZ requires three mandatory external components: (1) a 10 µF capacitor between VDDCAP and GND for reservoir/decoupling; (2) a 10 µF capacitor between VCCP and GND for charge-pump stability; and (3) pull-up resistors on SDA/SCL lines for SMBus communication. Additionally, REFOUT requires a 10 µF capacitor to REFGND. These capacitors are specified in the datasheet for proper regulation, sequencing timing, and reference stability.
ADM1065ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 40-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 10
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP-VQ (6x6)
ADM1065ACPZ FAQ
1.How can I place an order for ADM1065ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1065ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1065ACPZ reliable?
The price and inventory of ADM1065ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1065ACPZ is usually 5 days.
3.What payment methods are accepted for ADM1065ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1065ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1065ACPZ?
ADM1065ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1065ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1065ACPZ?
For technical support, including ADM1065ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1065ACPZ requirements.
6.How does Aetrix verify that ADM1065ACPZ is sourced from the original manufacturer or authorized distributors?
All ADM1065ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1065ACPZ meets industry standards.
7.What is the process for return or replacement of ADM1065ACPZ?
All ADM1065ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1065ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1065ACPZ part is unused and in its original packaging.
Return procedure for ADM1065ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1065ACPZ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
