Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc. ADM1066ACPZ-REEL

Name: ADM1066ACPZ-REEL
Brand: Analog Devices Inc.
SKU: ADM1066ACPZ-REEL
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADM1066ACPZ-REEL

Manufacturer:: Analog Devices Inc.

Category:: Supervisors

Package:: 40-VFQFN Exposed Pad, CSP

Datasheet:: ADM1066ACPZ-REEL.pdf

Description:: IC SUPERVISOR 12 CHANNEL 40LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,676

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADM1066ACPZ-REEL from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10 supply fault detectors (<1.0% accuracy across voltage/temperature), a 12-bit SAR ADC, six 8-bit DACs (0.300 V–1.551 V output), and a state-machine-based sequencing engine supporting up to 63 states. It enables closed-loop voltage margining and in-circuit testing of DSP/FPGA power rails.

For engineers reviewing the ADM1066ACPZ-REEL datasheet, ADM1066ACPZ-REEL pinout, ADM1066ACPZ-REEL application, or ADM1066ACPZ-REEL equivalent, key selection criteria include its 40-lead 6 mm × 6 mm LFCSP package, SMBus programmability, dual-mode PDO outputs (charge-pumped HV drive up to 14 V or LV logic-level control), and auxiliary ADC inputs for system-level monitoring.

Technical Context

The ADM1066ACPZ-REEL implements a deterministic state-machine sequencing engine with conditional transitions triggered by input events (e.g., supply OK, fault, timer expiry), enabling precise power-up/down sequencing and fault-handling workflows. Its architecture integrates independent signal paths: high-impedance VXx inputs (0.573 V–1.375 V thresholds) for flexible supervision, selectable attenuators on VH/VPx pins for 0.573 V–14.4 V coverage, and charge-pumped drivers (PDO1–PDO6) capable of sourcing 12 V at 7 µA for N-FET gate control.

Supervision and margining operate in parallel: the 12-bit ADC reads back all supervised voltages (VH, VPx, VXx) and two auxiliary inputs (AUX1/AUX2), while six buffered DACs inject precise trim signals into dc-dc converter feedback nodes. The internal 2.048 V reference (REFOUT) can drive REFIN directly or be replaced with an external precision source to improve ADC gain error to ±0.05%.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Supervision Accuracy	±1.0% across −40°C to +85°C, enabling reliable fault detection on 10 rails without recalibration.
ADC Resolution & Range	12-bit SAR with 0–VREFIN input range; supports round-robin conversion of all 12 channels in 84 ms with 16× averaging.
DAC Output Range	Six 8-bit DACs, each configurable to one of four center points (0.6 V to 1.25 V); 2.36 mV LSB step size for fine-grained margining control.
PDO Drive Capability	PDO1–PDO6 support charge-pumped HV mode (10.5–14 V at 1 µA) for driving N-FET gates; PDO7–PDO10 operate as LV push-pull or open-collector outputs.
Input Voltage Ranges	VH: 6–14.4 V (high range) or 2.5–6 V (midrange); VPx: 1.25–6 V across three ranges; VXx: 0.573–1.375 V (ultralow, no attenuation).
Interface & Timing	SMBus-compliant 400 kHz interface with 100 ns data setup time; internal 90–110 kHz oscillator drives all timing functions including glitch filtering (100 µs max).
Package & Power	40-lead 6 mm × 6 mm LFCSP; powered by highest VPx/VH rail (min 3.0 V); VDDCAP regulated to 4.75 V ±0.65 V with 10 µF decoupling.

Pinout & Package

ADM1066ACPZ-REEL is housed in a 40-lead, 6 mm × 6 mm lead-frame chip-scale package (LFCSP) with exposed pad (NC, soldered for mechanical stability). Pin functions are validated per Analog Devices' official pin configuration diagram (Figure 3, Rev. F datasheet).

Pin/Terminal	Circuit Role	Design Meaning
VX1–VX5	High-impedance dual-function inputs	Configurable as supply fault detectors (0.573–1.375 V thresholds) or general-purpose logic inputs; 1 MΩ input impedance minimizes loading.
VP1–VP4, VH	Attenuated supply supervision inputs	Support multiple voltage ranges via external resistor dividers; VH covers up to 14.4 V, VPx up to 6.0 V; 52 kΩ input impedance ensures stable attenuation ratios.
DAC1–DAC6	Buffered voltage output terminals	Drive dc-dc converter feedback nodes directly; 100 µA sink/source capability and 2 µs settling time enable fast margining adjustments.
PDO1–PDO10	Programmable driver outputs	PDO1–PDO6: charge-pumped HV mode for N-FET gate drive; PDO7–PDO10: LV push-pull or open-collector with internal 16–29 kΩ pull-up to VDDCAP/VPx.
REFIN / REFOUT	ADC reference interface	REFOUT provides 2.048 V ±0.25% reference; REFIN accepts this or external reference to improve ADC gain accuracy to ±0.05%.
SDA / SCL	SMBus bidirectional interface	Open-drain pins requiring external pull-ups; support standard 400 kHz operation with 300 ns rise/fall times and 100 ns data setup.

Key Features

Feature	Design Value
10-rail supervision with <1.0% accuracy	Enables single-chip monitoring of complex multivoltage systems (e.g., FPGA + memory + I/O rails) without external calibration.
State-machine sequencing engine (63 states)	Allows conditional, event-driven sequencing logic-e.g., delay power-up of core rail until I/O rail reaches regulation-without host processor involvement.
Closed-loop voltage margining	Six DACs + 12-bit ADC form autonomous margining loop: adjust DAC output → measure resulting rail voltage → correct DAC code, all within device firmware.
Charge-pumped HV PDO drivers (PDO1–PDO6)	Generates >12 V gate drive from low-voltage supplies, eliminating need for external charge pumps when controlling high-side N-FETs in power path.
Auxiliary ADC inputs (AUX1/AUX2)	Provide dedicated single-ended measurement channels for board-level parameters (e.g., temperature sensor output, current-sense amplifier voltage) alongside supply monitoring.

Applications

Server Power Sequencing	DSP/FPGA Supply Margining
Use Scenario: Sequencing 10+ voltage rails (CPU core, memory, I/O, PHY) during boot and shutdown in 1U rack servers. IC Role / Device Role / Timing Role: Central sequencing engine coordinating power-on order, hold-off timers, and fault-dependent state transitions via SMBus-configured state machine. Use Value: Eliminates discrete timers, comparators, and logic gates; reduces BOM count by >15 components while improving timing repeatability to ±10 µs.	Use Scenario: In-circuit testing of FPGA VCCINT and VCCAUX rails at −5%/+5% nominal during production test. IC Role / Device Role / Timing Role: Closed-loop margining controller using DAC outputs to adjust dc-dc feedback nodes and ADC to verify actual rail voltage deviation. Use Value: Achieves ±0.5% margining accuracy without external op-amps or DAC buffers; test cycle time reduced by 40% vs. manual probe-and-adjust methods.
Multivoltage Line Card Supervision	Central Office System Fault Recovery
Use Scenario: Monitoring 8 supply rails on telecom line cards with diverse voltage requirements (3.3 V, 5 V, 12 V, −48 V derived). IC Role / Device Role / Timing Role: High-impedance VXx and attenuated VPx/VH inputs supervise rails from 0.573 V to 14.4 V; fault events trigger programmable PDO responses (e.g., disable downstream converters). Use Value: Single-device coverage replaces 3–4 discrete supervisors; ultralow input bias current (1 µA) prevents interference with sensitive -48 V bias networks.	Use Scenario: Automatic recovery from undervoltage faults on redundant power feeds in central office switching equipment. IC Role / Device Role / Timing Role: Sequencing engine executes watchdog-triggered re-sequencing: disable faulty feed, wait 500 ms, re-enable alternate feed, verify regulation before restoring load. Use Value: Reduces mean time to recovery (MTTR) from >2 s to <800 ms; EEPROM-stored configuration survives power cycles for consistent behavior.

Server Power Sequencing

DSP/FPGA Supply Margining

Use Scenario: Sequencing 10+ voltage rails (CPU core, memory, I/O, PHY) during boot and shutdown in 1U rack servers.

IC Role / Device Role / Timing Role: Central sequencing engine coordinating power-on order, hold-off timers, and fault-dependent state transitions via SMBus-configured state machine.

Use Value: Eliminates discrete timers, comparators, and logic gates; reduces BOM count by >15 components while improving timing repeatability to ±10 µs.

Use Scenario: In-circuit testing of FPGA VCCINT and VCCAUX rails at −5%/+5% nominal during production test.

IC Role / Device Role / Timing Role: Closed-loop margining controller using DAC outputs to adjust dc-dc feedback nodes and ADC to verify actual rail voltage deviation.

Use Value: Achieves ±0.5% margining accuracy without external op-amps or DAC buffers; test cycle time reduced by 40% vs. manual probe-and-adjust methods.

Multivoltage Line Card Supervision

Central Office System Fault Recovery

Use Scenario: Monitoring 8 supply rails on telecom line cards with diverse voltage requirements (3.3 V, 5 V, 12 V, −48 V derived).

IC Role / Device Role / Timing Role: High-impedance VXx and attenuated VPx/VH inputs supervise rails from 0.573 V to 14.4 V; fault events trigger programmable PDO responses (e.g., disable downstream converters).

Use Value: Single-device coverage replaces 3–4 discrete supervisors; ultralow input bias current (1 µA) prevents interference with sensitive -48 V bias networks.

Use Scenario: Automatic recovery from undervoltage faults on redundant power feeds in central office switching equipment.

IC Role / Device Role / Timing Role: Sequencing engine executes watchdog-triggered re-sequencing: disable faulty feed, wait 500 ms, re-enable alternate feed, verify regulation before restoring load.

Use Value: Reduces mean time to recovery (MTTR) from >2 s to <800 ms; EEPROM-stored configuration survives power cycles for consistent behavior.

Equivalent & Alternatives

The following parts are listed as comparable options for similar supervisory and sequencing applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADM1166ACPZ-REEL	Same pinout and core functionality; adds integrated temperature sensor and enhanced EEPROM security features.	Better suited for thermally constrained environments requiring junction temperature monitoring alongside supply sequencing.	Select ADM1166ACPZ-REEL if thermal telemetry and secure configuration storage are required; otherwise ADM1066ACPZ-REEL offers identical sequencing/margining performance at lower cost.
TPS659122ZQWR	TI PMIC with integrated buck/boost regulators; sequencing capability limited to 6 rails; no DAC-based margining or auxiliary ADC inputs.	Targeted at portable/embedded systems where power conversion and sequencing are co-located; lacks high-voltage supervision (>6 V) and closed-loop margining.	Choose TPS659122ZQWR only when on-chip regulation is needed and supervision range is ≤6 V; ADM1066ACPZ-REEL remains superior for high-voltage, high-rail-count server/telecom applications.

Compared with ADM1166ACPZ-REEL, ADM1066ACPZ-REEL omits temperature sensing but retains full 10-rail supervision and six-DAC margining at lower unit cost; versus TPS659122ZQWR, ADM1066ACPZ-REEL supports higher voltage rails (up to 14.4 V), more inputs (10 vs. 6), and autonomous closed-loop margining-critical for production test and telecom redundancy.

Availability

ADM1066ACPZ-REEL is available at Aetrix Electronics and suitable for server power sequencing, DSP/FPGA supply margining, and multivoltage line card supervision requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for ADM1066ACPZ-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial automation, and communications infrastructure.

The ADM1066ACPZ-REEL belongs to Analog Devices' Super Sequencer® family, designed specifically for complex power management in high-reliability multivoltage systems such as servers, routers, and telecom line cards where deterministic sequencing, accurate margining, and fault resilience are critical.

FAQ

What is the maximum input voltage the ADM1066ACPZ-REEL can supervise on the VH pin?

The ADM1066ACPZ-REEL supports up to 14.4 V on the VH pin in high-range mode, with ±0.05% input attenuator error. Absolute maximum rating is 16 V, but supervision accuracy degrades beyond 14.4 V. This allows direct monitoring of 12 V system rails without external level-shifting circuitry.

How does the ADM1066ACPZ-REEL implement closed-loop voltage margining?

The ADM1066ACPZ-REEL implements closed-loop voltage margining by using its six 8-bit DACs to inject trim signals into dc-dc converter feedback nodes, then reading the resulting rail voltage via its 12-bit ADC. Firmware compares measured voltage to target, adjusts DAC code iteratively, and achieves ±0.5% final accuracy without host intervention.

Can the ADM1066ACPZ-REEL drive N-channel MOSFETs directly, and which pins support this?

Yes-the ADM1066ACPZ-REEL's PDO1 through PDO6 pins support internally charge-pumped high-voltage drive (up to 14 V at 1 µA), enabling direct gate control of N-channel MOSFETs in high-side power-path configurations without external charge pumps or level shifters.

What are the supported input voltage ranges for the VPx pins on the ADM1066ACPZ-REEL?

The VPx pins (VP1–VP4) on the ADM1066ACPZ-REEL support three programmable ranges: midrange (2.5–6.0 V), low range (1.25–3.0 V), and ultralow range (0.573–1.375 V), selected via internal attenuator configuration. Input impedance is 52 kΩ across all ranges, ensuring stable divider ratio accuracy.

Does the ADM1066ACPZ-REEL require an external reference for optimal ADC performance?

The ADM1066ACPZ-REEL includes an internal 2.048 V ±0.25% reference (REFOUT) that can drive REFIN directly. However, using a higher-accuracy external reference on REFIN improves ADC gain error specification from ±0.05% to ±0.02%, which is recommended for precision margining applications demanding <0.1% absolute accuracy.

ADM1066ACPZ-REEL Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: Super Sequencer®

Package/Case:: 40-VFQFN Exposed Pad, CSP

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Type:: Sequencer

Number of Voltages Monitored:: 12

Voltage - Threshold:: Adjustable/Selectable

Output:: Programmable

Reset:: -

Reset Timeout:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 40-LFCSP-VQ (6x6)

ADM1066ACPZ-REEL FAQ

1.How can I place an order for ADM1066ACPZ-REEL through Aetrix?

Please submit a Request for Quotation (RFQ) for ADM1066ACPZ-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADM1066ACPZ-REEL reliable?

The price and inventory of ADM1066ACPZ-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1066ACPZ-REEL is usually 5 days.

3.What payment methods are accepted for ADM1066ACPZ-REEL?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1066ACPZ-REEL transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADM1066ACPZ-REEL?

ADM1066ACPZ-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADM1066ACPZ-REEL order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADM1066ACPZ-REEL?

For technical support, including ADM1066ACPZ-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1066ACPZ-REEL requirements.

6.How does Aetrix verify that ADM1066ACPZ-REEL is sourced from the original manufacturer or authorized distributors?

All ADM1066ACPZ-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1066ACPZ-REEL meets industry standards.

7.What is the process for return or replacement of ADM1066ACPZ-REEL?

All ADM1066ACPZ-REEL units undergo pre-shipment inspection (PSI). If there is an issue with ADM1066ACPZ-REEL, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADM1066ACPZ-REEL part is unused and in its original packaging.

Return procedure for ADM1066ACPZ-REEL:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…