Analog Devices Inc. ADM1066ACPZ-REEL7
- Part No.:
- ADM1066ACPZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 40-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADM1066ACPZ-REEL7.pdf
- Description:
- IC SUPERVISOR 12 CHANNEL 40LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,418
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1066ACPZ-REEL7 from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10 supply fault detectors (<1.0% accuracy across voltage/temperature), six 8-bit DACs (0.300 V–1.551 V output), a 12-bit SAR ADC, and a state-machine-based sequencing engine. It enables closed-loop voltage margining and programmable power-up/down sequencing in server and telecom line cards.
For engineers reviewing the ADM1066ACPZ-REEL7 datasheet, ADM1066ACPZ-REEL7 pinout, ADM1066ACPZ-REEL7 application, or ADM1066ACPZ-REEL7 equivalent, key selection considerations include its 40-lead 6 mm × 6 mm LFCSP package, SMBus interface, dual-mode PDO outputs (charge-pumped HV drive or LV logic-level), auxiliary ADC inputs, and EEPROM-based configuration persistence.
Technical Context
The ADM1066ACPZ-REEL7 implements a deterministic 63-state sequencing engine that conditions PDO output transitions on input events (e.g., supply OK, fault, timer expiry), enabling complex power-up/power-down sequences and fault-handling workflows. Its architecture integrates independent signal paths: five high-impedance VXx inputs (0.573 V–1.375 V thresholds) and four VPx/VH attenuated inputs supporting up to 14.4 V supervision.
It combines closed-loop margining via six buffered DACs driving dc-dc converter feedback nodes with real-time 12-bit ADC readback of all supervised rails and two auxiliary single-ended inputs. The device derives VDDCAP from the highest active VPx or VH rail (≥3.0 V), with internal charge-pump circuitry enabling 12 V gate drive on PDO1–PDO6 for external N-FET control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Supervision Accuracy | ±1.0% across −40°C to +85°C; ensures reliable undervoltage/overvoltage detection for 10 rails |
| DAC Resolution & Range | 8-bit, 0.300 V–1.551 V output; enables precise ±5% supply margining via dc-dc trim node control |
| ADC Resolution | 12-bit SAR with 0.573 V–1.375 V input range per channel; supports simultaneous readback of all monitored supplies |
| Sequencing Engine States | 63 programmable states; allows conditional branching based on input events for robust power sequencing logic |
| PDO Drive Capability | PDO1–PDO6 support charge-pumped HV mode (up to 14 V, 20 µA avg); PDO7–PDO10 are LV-only (VDDCAP/VPx referenced) |
| SMBus Interface | 400 kHz compliant; enables full configuration, margining control, and status reporting via industry-standard 2-wire bus |
| Package | 40-lead LFCSP (6 mm × 6 mm); exposes thermal pad for improved heat dissipation in dense PCB layouts |
Pinout & Package
ADM1066ACPZ-REEL7 is housed in a 40-lead, 6 mm × 6 mm lead frame chip scale package (LFCSP) with exposed thermal pad (NC, soldered for mechanical stability). Pin 1 indicator located at top-left corner; all ground pins (GND, AGND, REFGND, PDOGND) must be connected together in layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VX1–VX5 | High-Z dual-function input | Configurable as supply fault detector (0.573 V–1.375 V threshold) or general-purpose logic input |
| VP1–VP4, VH | Attenuated supply monitor input | Supports 3 ranges (low/mid/high) for VPx (1.25 V–6.0 V) and 2 ranges for VH (2.5 V–14.4 V) |
| DAC1–DAC6 | Voltage output terminal | Buffered 8-bit DAC outputs; default high-Z at power-up; drive dc-dc feedback nodes for margining |
| PDO1–PDO10 | Programmable driver output | PDO1–PDO6: selectable HV (charge-pumped) or LV mode; PDO7–PDO10: LV only (VDDCAP/VPx referenced) |
| REFIN/REFOUT | ADC reference interface | REFOUT = 2.048 V ±0.25%; REFIN accepts internal REFOUT or external precision reference for ADC accuracy |
| SDA/SCL | SMBus bidirectional interface | Open-drain pins requiring external pull-ups; support full configuration, monitoring, and margining commands |
Key Features
| Feature | Design Value |
|---|---|
| 10-supply supervision with <1% accuracy | Enables reliable fault detection across wide voltage/temperature ranges without external calibration |
| Closed-loop voltage margining system | Uses six DACs + 12-bit ADC to dynamically adjust and verify supply voltages during production test or runtime |
| 63-state sequencing engine | Supports conditional state transitions (e.g., "wait for VP1 OK, then assert PDO2") for complex board-level power sequencing |
| Charge-pumped HV PDO drivers (PDO1–PDO6) | Generates up to 14 V gate drive without external boost circuitry-directly controls N-FETs in supply paths |
| 256-byte user EEPROM | Persists full configuration (sequencing logic, thresholds, DAC settings) across power cycles-no host reprogramming required |
Applications
| Server Power Sequencing | Telecom Line Card Supervision |
|---|---|
Use Scenario: Coordinating power-up order of CPU, memory, I/O, and FPGA rails in 1U/2U rack servers with >8 voltage domains. IC Role / Device Role / Timing Role: Central sequencing engine and supply supervisor; executes state-based power-on sequence and monitors all rails during operation. Use Value: Prevents latch-up and inrush damage by enforcing strict timing windows between rail enablements and detecting faults within 10 µs. | Use Scenario: Monitoring and margining multiple isolated DC/DC converters on carrier-grade line cards operating in central office environments. IC Role / Device Role / Timing Role: Multirail supervisor with closed-loop margining; reads back actual supply values via ADC and adjusts DAC outputs to maintain ±1% tolerance. Use Value: Enables in-circuit production testing at −5%/+5% nominal voltages without external equipment-reduces test time by 40%. |
| FPGA/ASIC Core Voltage Control | DSP Board In-System Margining |
Use Scenario: Dynamically adjusting core voltage (VCCINT) of Xilinx Kintex or Intel Stratix FPGAs during thermal throttling or performance scaling. IC Role / Device Role / Timing Role: Precision DAC controller and ADC monitor; provides real-time feedback to host processor for adaptive voltage scaling. Use Value: Achieves sub-10 mV DAC step resolution (2.36 mV/LSB) and <0.1% gain error-enables fine-grained voltage tuning without external op-amps. | Use Scenario: Verifying DSP subsystem functionality under worst-case voltage margins during burn-in and functional test. IC Role / Device Role / Timing Role: Standalone margining controller; uses internal EEPROM to store test profiles and execute autonomous margin sweeps. Use Value: Eliminates need for external programmable power supplies-reduces test fixture cost and improves repeatability across manufacturing sites. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multirail supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS40422RGET | 4-rail sequencer with integrated MOSFET drivers; no DAC/ADC; fixed 12-state engine | Limited to simpler 4-rail systems; lacks closed-loop margining and analog readback capability | Select when only basic sequencing and local FET drive are needed-lower BOM count but no voltage adjustment |
| MAX16053ATL+ | 8-rail supervisor with 12-bit ADC; no DACs, no sequencing engine, no SMBus | Supervision-only function; requires external microcontroller for sequencing logic and margining control | Select when system already includes a host MCU capable of implementing sequencing state machine and managing margining via GPIO/ADC |
Compared with TPS40422RGET and MAX16053ATL+, the ADM1066ACPZ-REEL7 uniquely integrates sequencing logic, DAC-based margining, and ADC readback in one device-eliminating host dependency and enabling autonomous, self-contained power management for complex multivoltage boards.
Availability
ADM1066ACPZ-REEL7 is available at Aetrix Electronics and suitable for server power management, telecom line card supervision, FPGA/ASIC voltage control, DSP board testing, and industrial multivoltage system design requiring stable component supply and long-term lifecycle support.
Supply support for ADM1066ACPZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADM1066ACPZ-REEL7 belongs to Analog Devices' Super Sequencer® family-designed specifically for intelligent, autonomous power management in high-reliability multivoltage systems such as data center servers and carrier-grade networking equipment.
FAQ
What is the primary function of the ADM1066ACPZ-REEL7 in a multivoltage system?
The ADM1066ACPZ-REEL7 serves as an autonomous supervisory and sequencing controller. It monitors up to 10 voltage rails with ±1.0% accuracy, executes programmable power-up/down sequences using its 63-state engine, and performs closed-loop voltage margining via six 8-bit DACs and a 12-bit ADC. This eliminates the need for external microcontrollers in complex power management tasks.
Does the ADM1066ACPZ-REEL7 support both high-voltage and low-voltage driver outputs?
Yes. The ADM1066ACPZ-REEL7 provides dual-mode programmable driver outputs: PDO1–PDO6 support charge-pumped high-voltage mode (up to 14 V, 20 µA avg) for driving N-FET gates, while PDO7–PDO10 operate exclusively in low-voltage mode referenced to VDDCAP or VPx. This flexibility enables direct control of both high-side FETs and logic-level enables.
How does the ADM1066ACPZ-REEL7 achieve closed-loop voltage margining?
The ADM1066ACPZ-REEL7 achieves closed-loop margining by combining six buffered 8-bit DACs (0.300 V–1.551 V output) with a 12-bit SAR ADC. DAC outputs connect to dc-dc converter feedback or reference nodes to adjust output voltage; the ADC simultaneously reads back the resulting rail voltage, enabling real-time verification and correction without host intervention.
What package type is used for the ADM1066ACPZ-REEL7, and what are its thermal characteristics?
The ADM1066ACPZ-REEL7 uses a 40-lead LFCSP package (6 mm × 6 mm) with exposed thermal pad. Its junction-to-ambient thermal resistance (θJA) is 25°C/W, significantly lower than the 48-lead TQFP variant (50°C/W), making it better suited for thermally constrained server and telecom applications where power density is critical.
Can the ADM1066ACPZ-REEL7 operate without an external microcontroller?
Yes. The ADM1066ACPZ-REEL7 contains 256 bytes of user EEPROM to store full configuration-including sequencing logic, fault thresholds, DAC settings, and ADC calibration. Once programmed, it operates autonomously across power cycles, executing sequences and margining routines without requiring continuous host communication or firmware execution.
ADM1066ACPZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 40-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 12
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP-VQ (6x6)
ADM1066ACPZ-REEL7 FAQ
1.How can I place an order for ADM1066ACPZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1066ACPZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1066ACPZ-REEL7 reliable?
The price and inventory of ADM1066ACPZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1066ACPZ-REEL7 is usually 5 days.
3.What payment methods are accepted for ADM1066ACPZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1066ACPZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1066ACPZ-REEL7?
ADM1066ACPZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1066ACPZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1066ACPZ-REEL7?
For technical support, including ADM1066ACPZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1066ACPZ-REEL7 requirements.
6.How does Aetrix verify that ADM1066ACPZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All ADM1066ACPZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1066ACPZ-REEL7 meets industry standards.
7.What is the process for return or replacement of ADM1066ACPZ-REEL7?
All ADM1066ACPZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM1066ACPZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1066ACPZ-REEL7 part is unused and in its original packaging.
Return procedure for ADM1066ACPZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1066ACPZ-REEL7 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

