Analog Devices Inc. ADM1066ASUZ
- Part No.:
- ADM1066ASUZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 48-TQFP
- Datasheet:
-
ADM1066ASUZ.pdf
- Description:
- IC SUPERVISOR 12 CHANNEL 48TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,840
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1066ASUZ from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10 supply fault detectors (±1% accuracy), a 12-bit SAR ADC, six 8-bit voltage-output DACs (0.300 V–1.551 V), and a state-machine-based sequencing engine supporting up to 63 states. It enables closed-loop voltage margining and programmable power-up/down sequencing in server and telecom line card applications.
For engineers reviewing the ADM1066ASUZ datasheet, ADM1066ASUZ pinout, ADM1066ASUZ application, or ADM1066ASUZ equivalent, key selection considerations include its dual-mode PDO outputs (charge-pumped HV drive for N-FET gates + LV logic-level control), 40-lead 6 mm × 6 mm LFCSP package, SMBus interface, and integrated EEPROM for configuration persistence.
Technical Context
The ADM1066ASUZ implements a deterministic state-machine sequencing engine with conditional transitions triggered by input events (e.g., supply OK, fault, timer expiry), enabling complex power-up/down sequences and fault-handling workflows. Its 12-bit ADC supports round-robin conversion across 12 channels (VH, VP1–VP4, VX1–VX5, AUX1, AUX2, REFIN) with 0.44 ms per conversion and ±2.5 LSB INL.
It integrates six buffered 8-bit DACs with four selectable output voltage ranges (0.592–1.253 V center points), 2.36 mV LSB step size, and 2 µs settling time into 50 pF load. The device powers itself from the highest of VH (3.0–14.4 V) or VPx (3.0–6.0 V) rails, generating a regulated 4.75 V VDDCAP output with 10 µF decoupling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDDCAP Output | 4.75 V regulated LDO; powers internal circuitry and supports ≤2 mA external load from PDO pull-ups. |
| Supply Fault Accuracy | ±1% over −40°C to +85°C; includes VREF error, DAC nonlinearity, comparator offset, and attenuator error. |
| ADC Resolution | 12-bit SAR; converts VH, VPx, VXx, AUX1/AUX2, and REFIN with 0.44 ms per channel. |
| DAC Output Range | 0.300 V to 1.551 V; six independent outputs with 2.36 mV LSB and ±0.75 LSB INL. |
| PDO Drive Modes | 10 outputs: PDO1–PDO6 support charge-pumped HV mode (up to 14 V, 7 µA sink); PDO1–PDO10 support LV push-pull or open-collector modes. |
| SMBus Interface | 400 kHz compliant; supports configuration download at power-up, register read/write, and EEPROM programming. |
| Package | 40-lead LFCSP (6 mm × 6 mm); exposed pad for thermal/mechanical stability (NC). |
Pinout & Package
The ADM1066ASUZ is housed in a 40-lead, 6 mm × 6 mm lead frame chip scale package (LFCSP) with an exposed pad (no connect). Pin functions are validated per Analog Devices' official datasheet Rev. F, Figure 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH (Pin 10) | High-voltage supply input & fault detector | Accepts 3.0–14.4 V; selects VDDCAP source and enables supervision of high-rail supplies via programmable attenuators. |
| VP1–VP4 (Pins 6–9) | Low-voltage supply inputs & fault detectors | Each supports three detection ranges (0.573–1.375 V, 1.25–3.0 V, 2.5–6.0 V); used for mid-rail monitoring. |
| VX1–VX5 (Pins 1–5) | Dual-function inputs | High-impedance (1 MΩ) fault detectors (0.573–1.375 V threshold) or general-purpose digital inputs. |
| PDO1–PDO10 (Pins 21–30) | Programmable driver outputs | 10 outputs: PDO1–PDO6 support HV gate drive (12 V typical); all support LV logic enable, open-collector, or weak/strong pull-up to VPx/VDDCAP. |
| DAC1–DAC6 (Pins 15–20) | Voltage output DACs | Buffered 8-bit outputs; default high-impedance at power-up; used for dc-dc converter feedback trimming in margining loops. |
| AUX1/AUX2 (Pins 38–37) | Auxiliary ADC inputs | Single-ended, 1 MΩ input impedance; extend ADC monitoring beyond supply rails to board-level analog signals. |
| SDA/SCL (Pins 36/35) | SMBus interface | Bidirectional, open-drain pins requiring external pull-ups; enable configuration, readback, and real-time control. |
Key Features
| Feature | Design Value |
|---|---|
| Closed-loop margining system | Integrates six DACs + 12-bit ADC to dynamically adjust and verify dc-dc output voltages without external controllers. |
| Redundant power arbitration | Automatically selects highest valid supply among VH or VPx (≥3.0 V) to generate VDDCAP-no single-point failure for device operation. |
| Configurable sequencing engine | 63-state state machine with event-triggered transitions; supports power sequencing, fault recovery, watchdog integration, and interrupt generation. |
| Flexible PDO architecture | Each of 10 outputs supports multiple drive types: charge-pumped HV (PDO1–PDO6), strong/weak pull-up, or open-collector-enabling both logic enable and FET gate drive. |
| Integrated reference & EEPROM | On-chip 2.048 V REFOUT (±0.25%) drives REFIN; 256-byte EEPROM stores full configuration for autonomous startup. |
Applications
| Server Power Sequencing | Telecom Line Card Supervision |
|---|---|
Use Scenario: Coordinating power-up order of CPU, memory, FPGA, and I/O rails in 1U/2U servers with >8 voltage domains. IC Role / Device Role / Timing Role: Central sequencing engine that asserts enable signals based on supply OK status, temperature, and fault flags. Use Value: Prevents latch-up and inrush damage by enforcing strict timing windows (e.g., 10 µs state change resolution) and inter-rail dependencies. |
Use Scenario: Monitoring and margining 12 V, 5 V, 3.3 V, 1.8 V, and 1.2 V supplies on carrier-grade router line cards during production test and field operation. IC Role / Device Role / Timing Role: Dual-role supervisor: detects undervoltage/overvoltage faults on VPx/VH/VXx inputs and adjusts DAC outputs to trim dc-dc converters in closed loop. Use Value: Enables in-circuit testing at −5% nominal voltage without external equipment; verifies board functionality under stress conditions pre-deployment. |
| FPGA/ASIC Supply Margining | Multivoltage DSP System Control |
Use Scenario: Dynamically adjusting core and I/O supply voltages of Xilinx Kintex or Intel Stratix FPGAs to optimize power/performance trade-offs. IC Role / Device Role / Timing Role: Margining controller using DAC outputs connected to dc-dc feedback nodes; ADC reads back actual rail voltages for closed-loop correction. Use Value: Achieves ±0.5% voltage regulation accuracy across temperature via real-time DAC calibration and ADC readback-no manual tuning required. |
Use Scenario: Managing power sequencing and health monitoring for TI C66xx DSPs with separate core (1.0 V), memory (1.5 V), and I/O (3.3 V) rails in industrial imaging systems. IC Role / Device Role / Timing Role: Programmable supervisor with 10 fault detectors and 10 PDOs; VXx pins monitor auxiliary analog sensors while VPx/VH supervise main supplies. Use Value: Reduces BOM count by replacing discrete supervisors, timers, and DACs; simplifies firmware via SMBus-configurable state machine instead of custom microcontroller code. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multirail supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1166ACPZ | Same architecture but 48-lead TQFP package; lacks charge-pump HV drive on PDOs-only supports LV logic-level outputs. | Preferred where PCB space allows larger footprint and N-FET gate drive is unnecessary; lower cost for pure sequencing-only use cases. | Select ADM1166ACPZ when HV FET drive is not needed and TQFP assembly is preferred; verify PDO drive strength matches enable signal requirements. |
| TPS40422RTWR | TI dual-phase PWM controller with integrated sequencing logic; no DACs, no auxiliary ADC inputs, no EEPROM; relies on external MCU for margining. | Targeted at high-current VRM control rather than broad-system supervision; requires external components for margining and fault logging. | Choose TPS40422RTWR only when primary need is phase-interleaved VRM control-not standalone supervision/margining; expect added design complexity for equivalent functionality. |
Compared with ADM1066ASUZ, ADM1166ACPZ offers identical sequencing and monitoring capability in a different package but sacrifices HV gate drive, while TPS40422RTWR provides PWM control at the expense of integrated margining, ADC, and autonomous configuration-making ADM1066ASUZ uniquely suited for compact, self-contained multirail margining systems.
Availability
ADM1066ASUZ is available at Aetrix Electronics and suitable for server power management, telecom line card supervision, and FPGA/ASIC voltage margining requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADM1066ASUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing operations worldwide.
The ADM1066ASUZ belongs to Analog Devices' Super Sequencer® family-designed specifically for intelligent, autonomous power supervision and closed-loop voltage margining in high-density, multivoltage computing and communications infrastructure.
FAQ
What is the primary function of the ADM1066ASUZ in a multivoltage system?
The ADM1066ASUZ serves as a complete supervisory and sequencing controller, monitoring up to 10 voltage rails with ±1% accuracy, executing programmable power-up/down sequences via its 63-state sequencing engine, and enabling closed-loop voltage margining using six integrated 8-bit DACs and a 12-bit ADC. It replaces discrete supervisors, timers, and DACs in systems like servers and telecom line cards.
Does the ADM1066ASUZ support driving N-channel MOSFET gates directly?
Yes-the ADM1066ASUZ supports direct N-FET gate drive on PDO1 through PDO6 using its internal charge pump, delivering up to 14 V (typical) with 7 µA sink capability. This eliminates external level-shifters or high-side drivers when controlling supply-enable FETs in high-voltage rails.
How does the ADM1066ASUZ achieve autonomous operation after power-up?
The ADM1066ASUZ achieves autonomous operation by loading its full configuration-including sequencing states, fault thresholds, DAC settings, and SMBus address-from its internal 256-byte EEPROM at power-up. No host processor is required to initialize sequencing behavior, enabling "power-on-and-go" reliability in headless systems.
What are the supported input voltage ranges for supply supervision on the ADM1066ASUZ?
The ADM1066ASUZ supports three detection ranges on VP1–VP4 (0.573–1.375 V, 1.25–3.0 V, 2.5–6.0 V), two ranges on VH (2.5–6.0 V, 6.0–14.4 V), and a fixed ultralow range (0.573–1.375 V) on VX1–VX5. All ranges maintain ±1% total accuracy across −40°C to +85°C.
Can the ADM1066ASUZ perform in-circuit voltage margining during production test?
Yes-the ADM1066ASUZ is explicitly designed for in-circuit margining: its six DAC outputs connect to dc-dc converter feedback nodes to adjust output voltage, while its 12-bit ADC reads back actual rail values to close the loop. This enables automated production tests such as verifying board functionality at −5% nominal supply without external instrumentation.
ADM1066ASUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 48-TQFP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 12
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFP (7x7)
ADM1066ASUZ FAQ
1.How can I place an order for ADM1066ASUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1066ASUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1066ASUZ reliable?
The price and inventory of ADM1066ASUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1066ASUZ is usually 5 days.
3.What payment methods are accepted for ADM1066ASUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1066ASUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1066ASUZ?
ADM1066ASUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1066ASUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1066ASUZ?
For technical support, including ADM1066ASUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1066ASUZ requirements.
6.How does Aetrix verify that ADM1066ASUZ is sourced from the original manufacturer or authorized distributors?
All ADM1066ASUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1066ASUZ meets industry standards.
7.What is the process for return or replacement of ADM1066ASUZ?
All ADM1066ASUZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1066ASUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1066ASUZ part is unused and in its original packaging.
Return procedure for ADM1066ASUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1066ASUZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

