My Inquiry
My Account
Analog Devices Inc. ADM1066ASUZ-REEL
- Part No.:
- ADM1066ASUZ-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 48-TQFP
- Datasheet:
-
ADM1066ASUZ-REEL.pdf
- Description:
- IC SUPERVISOR 12 CHANNEL 48TQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1066ASUZ-REEL from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10 supply fault detectors (<1.0% accuracy across voltage/temperature), a 12-bit SAR ADC, six 8-bit DACs (0.300 V–1.551 V output), and a state-machine-based sequencing engine supporting up to 63 states. It enables closed-loop voltage margining and dynamic power-up/down control in server line cards.
For engineers reviewing the ADM1066ASUZ-REEL datasheet, ADM1066ASUZ-REEL pinout, ADM1066ASUZ-REEL application, or ADM1066ASUZ-REEL equivalent, key selection criteria include its dual-mode programmable driver outputs (charge-pumped HV for N-FET gate drive; LV push-pull/open-collector), SMBus-configurable sequencing logic, auxiliary ADC inputs for external sensing, and EEPROM-based configuration persistence.
Technical Context
The ADM1066ASUZ-REEL implements a deterministic state-machine sequencing engine with 63 programmable states, where transitions are triggered by input events (e.g., supply OK, fault, timer expiry) and support conditional branching for complex power-up/down sequences and fault recovery. Its internal arbitration selects VDDCAP from the highest of VPx (3.0–6.0 V) or VH (3.0–14.4 V), enabling operation without reliance on a single rail.
It integrates a closed-loop margining system: six buffered 8-bit DACs inject precise trim voltages into dc-dc converter feedback nodes, while the 12-bit ADC reads back all supervised supplies and two auxiliary inputs (AUX1/AUX2) with ±2.5 LSB INL and 0.44 ms per conversion. Reference stability is maintained via internal 2.048 V REFOUT (±0.25%) or external REFIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply supervision accuracy | <1.0% across full voltage/temperature range - ensures reliable fault detection for critical rails like CPU core, memory, I/O |
| ADC resolution & speed | 12-bit SAR, 0.44 ms/conversion - enables real-time voltage readback without oversampling delay |
| DAC output range | 0.300 V to 1.551 V in four selectable center points - supports margining of common dc-dc reference voltages (0.6 V, 0.8 V, 1.0 V, 1.25 V) |
| Programmable outputs | 10 PDOs: 6 with charge-pumped HV mode (up to 14 V @ 1 µA) + 4 LV modes - drives N-FET gates or logic enables directly |
| SMBus interface | 400 kHz compliant, with address pins A0/A1 - allows daisy-chaining multiple ADM1066 devices on one bus |
| Sequencing engine states | 63 programmable states - supports multi-stage sequencing with conditional jumps, fault handling, and watchdog integration |
| EEPROM capacity | 256 bytes user EEPROM - stores full configuration including fault thresholds, sequences, and DAC settings non-volatilely |
Pinout & Package
ADM1066ASUZ-REEL is housed in a 40-lead, 6 mm × 6 mm LFCSP package with exposed pad (NC, recommended for mechanical anchoring). Pin functions are validated per Analog Devices' official pin configuration diagram (Figure 3, Rev. F datasheet).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH, VP1–VP4, VX1–VX5 | Supervision inputs | VH monitors up to 14.4 V; VPx supports 3 ranges (1.25–6.0 V); VXx provides high-Z inputs (0.573–1.375 V threshold) or digital logic inputs |
| DAC1–DAC6 | Voltage output terminals | Buffered 8-bit DAC outputs - connect directly to dc-dc feedback nodes for closed-loop margining |
| PDO1–PDO10 | Configurable driver outputs | PDO1–PDO6 support HV charge-pump mode (for N-FET gate drive); PDO7–PDO10 are LV-only (push-pull/open-collector) |
| AUX1, AUX2 | Auxiliary ADC inputs | Single-ended analog inputs - extend monitoring beyond supply rails (e.g., temperature sensor output, current sense) |
| REFIN, REFOUT | Reference interface | REFOUT = 2.048 V ±0.25%; REFIN accepts internal REFOUT or external reference for improved ADC accuracy |
| SDA, SCL, A0, A1 | SMBus interface | Standard 2-wire bus with hardware address select - enables configuration and real-time telemetry without host processor intervention |
Key Features
| Feature | Design Value |
|---|---|
| 10-supply supervision with <1.0% accuracy | Enables simultaneous, high-fidelity monitoring of CPU, GPU, memory, and I/O rails without external precision resistors |
| Charge-pumped HV driver outputs (PDO1–PDO6) | Delivers up to 14 V at 1 µA - directly drives N-channel FETs in high-side supply paths without external level shifters |
| Closed-loop margining with 6 DACs + 12-bit ADC | Permits automated in-circuit testing at ±5% of nominal voltage and dynamic output regulation during runtime |
| 63-state sequencing engine with event-triggered transitions | Supports fault-recovery loops, staggered power-down, and conditional sequencing (e.g., "wait for FPGA config done before enabling PCIe rail") |
| User EEPROM (256 bytes) with SMBus programming | Stores complete device configuration - eliminates need for external configuration PROM or host firmware initialization |
Applications
| Server Power Sequencing | DSP/FPGA Multirail Control |
|---|---|
Use Scenario: Coordinating power-up of CPU core, memory, and I/O rails in 1U rack servers with strict timing and dependency requirements. IC Role / Device Role / Timing Role: Central sequencing engine enforcing inter-rail delays, voltage validation windows, and fault propagation to BMC. Use Value: Eliminates discrete timers and comparators; reduces BOM count by 7+ components while improving timing repeatability to ±10 µs. | Use Scenario: Managing 8+ independent voltage domains (e.g., FPGA core, transceivers, DDR4, auxiliary logic) on high-density accelerator cards. IC Role / Device Role / Timing Role: Supervisory hub with programmable fault response - halts sequence on first undervoltage, logs fault source, asserts system reset. Use Value: Prevents partial configuration failures; enables deterministic recovery via SMBus-triggered re-sequencing without board reset. |
| In-Circuit Margining Test | Central Office Line Card Monitoring |
Use Scenario: Automated production test verifying board functionality at −5% and +5% of nominal supply voltages. IC Role / Device Role / Timing Role: Closed-loop margining controller - DAC adjusts dc-dc feedback, ADC verifies resulting rail voltage, reports pass/fail via SMBus. Use Value: Reduces test time by 60% vs. manual bench margining; achieves ±0.5% voltage tolerance without external instrumentation. | Use Scenario: Continuous health monitoring of redundant 3.3 V, 5 V, and 12 V supplies in telecom line cards operating 24/7. IC Role / Device Role / Timing Role: Fault detector with hysteresis and glitch filtering - suppresses false trips from transient noise on long PCB traces. Use Value: Extends mean time between failures (MTBF) by detecting slow droop trends before catastrophic failure, triggering predictive maintenance alerts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1166ACPZ-REEL | Same architecture but 48-lead TQFP package; lacks charge-pump HV drivers on PDO1–PDO6 - limited to LV logic-level outputs only | Preferred where board space permits larger package and N-FET gate drive is unnecessary | Select ADM1166ACPZ-REEL only if HV driver capability is not required and TQFP footprint is acceptable |
| TPS40422RGET | TI dual-phase PWM controller with integrated sequencing logic; no DACs, no auxiliary ADC, no EEPROM - relies on external MCU for configuration | Targeted at high-current VRM control rather than multirail supervision; requires external microcontroller for complex sequencing | Choose TPS40422RGET when primary need is phase-interleaved power delivery, not autonomous margining or fault logging |
Compared with ADM1166ACPZ-REEL, ADM1066ASUZ-REEL offers essential HV gate drive for N-FETs in supply paths, while versus TPS40422RGET it delivers self-contained margining, telemetry, and EEPROM persistence - eliminating host MCU dependency for field-deployed reliability.
Availability
ADM1066ASUZ-REEL is available at Aetrix Electronics and suitable for server power management, DSP/FPGA multirail control, and in-circuit margining test applications requiring stable component supply and long-term lifecycle support.
Supply support for ADM1066ASUZ-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADM1066ASUZ-REEL belongs to Analog Devices' Super Sequencer® family, designed specifically for autonomous, high-accuracy power supply supervision, sequencing, and closed-loop voltage margining in multivoltage computing and telecom infrastructure.
FAQ
What is the maximum input voltage supported by the VH pin on the ADM1066ASUZ-REEL?
The VH pin on the ADM1066ASUZ-REEL supports up to 14.4 V in high-range mode with selectable attenuation, and down to 2.5 V in midrange mode. Absolute maximum rating is 16 V, but operation above 14.4 V violates specification limits and risks incorrect fault detection. The device uses VH as both a supervision input and a potential VDDCAP source, making accurate scaling critical for reliable sequencing.
How does the ADM1066ASUZ-REEL implement closed-loop voltage margining?
The ADM1066ASUZ-REEL implements closed-loop margining by driving DAC outputs (DAC1–DAC6) into the feedback node of dc-dc converters while simultaneously reading the resulting rail voltage via its 12-bit ADC. Firmware or host software compares measured voltage against target, adjusts DAC code iteratively, and confirms convergence - all without external components or host intervention, enabling production test and runtime calibration.
Can the ADM1066ASUZ-REEL drive N-channel MOSFETs directly, and which pins support this?
Yes, the ADM1066ASUZ-REEL can drive N-channel MOSFET gates directly using its charge-pumped high-voltage mode on PDO1 through PDO6. These pins deliver up to 14 V at 1 µA, sufficient to fully enhance standard logic-level N-FETs in high-side switch configurations. PDO7–PDO10 lack charge-pump circuitry and are limited to LV logic-level outputs.
What is the role of the VXx pins on the ADM1066ASUZ-REEL, and how do they differ from VPx pins?
The VXx pins (VX1–VX5) on the ADM1066ASUZ-REEL serve as dual-function inputs: high-impedance (1 MΩ) analog comparators for supply fault detection in the 0.573 V–1.375 V range, or general-purpose digital logic inputs. Unlike VPx pins, VXx inputs have no internal attenuator, so they cannot monitor voltages above ~1.4 V without external resistor dividers - making them ideal for low-voltage rails or GPIO expansion.
Does the ADM1066ASUZ-REEL require an external reference for optimal ADC performance?
The ADM1066ASUZ-REEL includes an internal 2.048 V ±0.25% REFOUT that can be routed to REFIN for basic operation. However, for optimal ADC performance - particularly <±0.05% gain error and reduced drift over temperature - an external precision reference (e.g., ADR4520) connected to REFIN is recommended, as confirmed in the datasheet's "Reference Input" section and Figure 20 characterization data.
ADM1066ASUZ-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 48-TQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 12
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFP (7x7)
ADM1066ASUZ-REEL FAQ
1.How can I place an order for ADM1066ASUZ-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1066ASUZ-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1066ASUZ-REEL reliable?
The price and inventory of ADM1066ASUZ-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1066ASUZ-REEL is usually 5 days.
3.What payment methods are accepted for ADM1066ASUZ-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1066ASUZ-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1066ASUZ-REEL?
ADM1066ASUZ-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1066ASUZ-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1066ASUZ-REEL?
For technical support, including ADM1066ASUZ-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1066ASUZ-REEL requirements.
6.How does Aetrix verify that ADM1066ASUZ-REEL is sourced from the original manufacturer or authorized distributors?
All ADM1066ASUZ-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1066ASUZ-REEL meets industry standards.
7.What is the process for return or replacement of ADM1066ASUZ-REEL?
All ADM1066ASUZ-REEL units undergo pre-shipment inspection (PSI). If there is an issue with ADM1066ASUZ-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1066ASUZ-REEL part is unused and in its original packaging.
Return procedure for ADM1066ASUZ-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1066ASUZ-REEL Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
