Analog Devices Inc. ADM1066ASUZ-REEL7
- Part No.:
- ADM1066ASUZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 48-TQFP
- Datasheet:
-
ADM1066ASUZ-REEL7.pdf
- Description:
- IC SUPERVISOR 12 CHANNEL 48TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,071
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1066ASUZ-REEL7 from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10 supply fault detectors (<1.0% accuracy across voltage/temperature), a 12-bit SAR ADC for readback of all supervised voltages, six 8-bit DACs (0.300 V–1.551 V) for closed-loop voltage margining, and a state-machine-based sequencing engine supporting up to 63 states. It enables precise power-up/down control and fault handling in server line cards.
For engineers reviewing the ADM1066ASUZ-REEL7 datasheet, ADM1066ASUZ-REEL7 pinout, ADM1066ASUZ-REEL7 application, or ADM1066ASUZ-REEL7 equivalent, key selection considerations include its dual-mode programmable driver outputs (charge-pumped HV for N-FET gate drive; LV push-pull/open-collector), SMBus-configurable sequencing logic, auxiliary ADC inputs for external sensing, and support for in-circuit margining test at ±5% of nominal supplies.
Technical Context
The ADM1066ASUZ-REEL7 implements a deterministic state-machine sequencing engine with 63 programmable states, where transitions are triggered by input events (e.g., supply OK, fault detection, timer expiry). Its 10 programmable driver outputs (PDO1–PDO10) operate in three modes: open-collector with external pull-up, push-pull driven to VDDCAP or VPx, or charge-pumped high-voltage output (PDO1–PDO6 only, up to 14 V).
Supervision uses five selectable input attenuators per VH/VPx channel to support detection ranges from 0.573 V to 14.4 V, while five dual-function VXx pins serve either as ultralow-range fault detectors (0.573 V–1.375 V) or general-purpose logic inputs. The integrated 12-bit ADC samples VH, VPx, VXx, AUX1, AUX2, and REFIN with 0.44 ms per conversion and ±2.5 LSB INL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Fault Accuracy | <1.0% across voltage/temperature - ensures reliable undervoltage/overvoltage detection in production and field operation |
| ADC Resolution | 12-bit SAR - provides 4096-step precision for accurate voltage readback of 12 monitored channels |
| DAC Resolution | 8-bit buffered output - enables fine-grained adjustment of dc-dc converter feedback nodes (2.36 mV LSB step) |
| Sequencing States | 63 programmable states - supports complex multi-rail power sequencing with conditional branching on input events |
| Driver Output Modes | Three per PDO: open-collector, push-pull, or charge-pumped HV - allows direct N-FET gate drive without external level shifters |
| SMBus Interface | 400 kHz compliant - enables configuration and real-time monitoring via industry-standard 2-wire bus |
| VDDCAP Regulation | 4.75 V LDO from highest VPx/VH - improves system redundancy by eliminating single-point supply dependency |
Pinout & Package
ADM1066ASUZ-REEL7 is packaged in a 40-lead, 6 mm × 6 mm LFCSP with exposed pad (NC, recommended for mechanical stability). Pin functions are validated per Analog Devices' official pin configuration diagram (Figure 3, Rev. F datasheet).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH | High-voltage supply input/fault detector | Supports 6–14.4 V supervision range; powers VDDCAP when highest among VPx/VH |
| VP1–VP4 | Low-voltage supply inputs/fault detectors | Each supports 3 ranges (up to 6 V); used for 3–6 V rails like core logic supplies |
| VX1–VX5 | Dual-function inputs | Configurable as ultralow-threshold fault detectors (0.573–1.375 V) or digital logic inputs |
| DAC1–DAC6 | Voltage output DAC terminals | Buffered 8-bit outputs for closed-loop margining; default high-impedance at power-up |
| PDO1–PDO10 | Programmable driver outputs | PDO1–PDO6 support charge-pumped HV mode (≤14 V); all support SMBus-controlled logic enable |
| SDA/SCL | SMBus interface | Bidirectional open-drain pins requiring external pull-ups; support 400 kHz clock rate |
| REFIN/REFOUT | ADC reference path | REFOUT = 2.048 V ±0.25%; REFIN accepts internal REFOUT or external precision reference |
| AUX1/AUX2 | Auxiliary ADC inputs | Single-ended, 1 MΩ input impedance; extend monitoring beyond dedicated supply pins |
Key Features
| Feature | Design Value |
|---|---|
| Closed-loop margining system | Six DACs + 12-bit ADC enable automatic supply adjustment and verification without external controllers |
| Redundant VDDCAP arbitration | Powered from highest VPx or VH rail (≥3.0 V), eliminating single-supply dependency for robust operation |
| Configurable fault detection | 10 independent SFDs with programmable thresholds, hysteresis, and 100 µs digital glitch filtering |
| State-machine sequencing engine | 63-state deterministic controller enabling conditional power-up/down, fault recovery, and watchdog integration |
| Charge-pumped HV driver outputs | PDO1–PDO6 deliver up to 14 V at ≤7 µA load - directly drives N-FET gates in high-side supply paths |
Applications
| Server Power Sequencing | DSP/FPGA Multirail Control |
|---|---|
Use Scenario: Coordinating power-up order of CPU, memory, I/O, and auxiliary rails in 1U/2U rack servers with strict timing windows. IC Role / Device Role / Timing Role: Central sequencing engine enforcing inter-rail delays, voltage validation, and fault-triggered shutdown sequences. Use Value: Prevents latch-up and inrush current damage during cold start by ensuring proper enable timing and voltage stabilization before downstream activation. | Use Scenario: Managing independent 1.2 V core, 2.5 V I/O, 3.3 V auxiliary, and 1.8 V transceiver rails on FPGA carrier boards. IC Role / Device Role / Timing Role: Supervisory hub monitoring each rail's voltage integrity and driving enable signals via PDO outputs with programmable delay and dependency logic. Use Value: Eliminates need for discrete timers, comparators, and logic gates - reduces BOM count and layout complexity while improving repeatability. |
| In-Circuit Margining Test | Central Office Line Card Monitoring |
Use Scenario: Automated functional testing during board manufacturing, applying −5% and +5% voltage offsets to verify system stability at margin limits. IC Role / Device Role / Timing Role: Closed-loop controller using DAC outputs to adjust dc-dc converter feedback and ADC to confirm actual rail deviation. Use Value: Enables pass/fail determination without external instrumentation - cuts test time and eliminates manual probe setup errors. | Use Scenario: Continuous supervision of redundant 48 V DC feed, 3.3 V management, 12 V fan, and 5 V control rails in telecom line cards operating 24/7. IC Role / Device Role / Timing Role: Fault detector and sequencer ensuring graceful failover between primary/backup supplies and logging fault events to host via SMBus. Use Value: Achieves >99.999% uptime compliance by detecting out-of-window conditions within 100 µs and initiating corrective action before system reset. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1166ACPZ-REEL7 | Same architecture but 48-lead TQFP package; lacks charge-pumped HV drivers on PDO1–PDO6 | Preferred for space-constrained layouts needing LFCSP; ADM1166 suits larger boards with thermal mass for TQFP | Select ADM1066ASUZ-REEL7 when N-FET gate drive capability is required; choose ADM1166 if only logic-level enables are needed |
| TPS659122ZWSR | TI PMIC with integrated buck/boost converters; no DAC-based margining or 12-bit ADC readback | Targets power conversion + sequencing in single-chip SoC power solutions; not suitable for precision margining or external supply supervision | Choose ADM1066ASUZ-REEL7 for standalone high-accuracy supervision/margining; TPS659122ZWSR fits when regulation and sequencing must be co-integrated |
Compared with ADM1166ACPZ-REEL7, ADM1066ASUZ-REEL7 adds charge-pumped HV drive for direct N-FET control; versus TPS659122ZWSR, it offers superior ADC/DAC precision and external rail flexibility but requires external regulators.
Availability
ADM1066ASUZ-REEL7 is available at Aetrix Electronics and suitable for server power sequencing, DSP/FPGA multirail control, and in-circuit margining test requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADM1066ASUZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and aerospace markets.
The ADM1066ASUZ-REEL7 belongs to Analog Devices' Super Sequencer® family, designed specifically for high-reliability multivoltage system supervision, closed-loop voltage margining, and deterministic power sequencing in datacenter and telecom infrastructure.
FAQ
What is the primary function of the ADM1066ASUZ-REEL7 in a multivoltage system?
The ADM1066ASUZ-REEL7 serves as a centralized supervisory and sequencing controller, monitoring up to 10 voltage rails with <1.0% accuracy, executing programmable power-up/down sequences via its 63-state sequencing engine, and enabling closed-loop voltage margining using six 8-bit DACs and a 12-bit ADC. It replaces discrete supervisors, timers, and logic in complex power architectures.
Does the ADM1066ASUZ-REEL7 support direct driving of N-channel MOSFET gates?
Yes, the ADM1066ASUZ-REEL7 supports direct N-FET gate drive through its charge-pumped high-voltage mode on PDO1–PDO6, delivering up to 14 V at ≤7 µA load. This eliminates external level shifters when placing N-FETs in high-side supply paths, as confirmed in the "Programmable Driver Outputs" section of the Rev. F datasheet.
How does the ADM1066ASUZ-REEL7 achieve supply redundancy for its own operation?
The ADM1066ASUZ-REEL7 achieves internal supply redundancy by arbitrating among VP1–VP4 and VH inputs to select the highest valid voltage (≥3.0 V) to power its internal 4.75 V VDDCAP LDO. This ensures continued operation even if one or more supply rails fail, as detailed in the "Powering the ADM1066" section.
Can the ADM1066ASUZ-REEL7 perform in-circuit voltage margining without external components?
Yes, the ADM1066ASUZ-REEL7 implements a complete closed-loop margining system using its six 8-bit DACs to inject precise offsets into dc-dc converter feedback nodes and its 12-bit ADC to verify actual rail deviation. Only standard decoupling capacitors (e.g., 10 µF on VDDCAP, REFIN, VCCP) are required - no external op-amps or references needed.
What communication interface does the ADM1066ASUZ-REEL7 use for configuration and monitoring?
The ADM1066ASUZ-REEL7 uses an industry-standard SMBus 2-wire interface (SDA/SCL) operating at up to 400 kHz. Configuration data is stored in 256-byte user EEPROM and can be programmed via Analog Devices' GUI-based software; real-time monitoring and fault reporting are performed over the same bus without requiring additional hardware.
ADM1066ASUZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 48-TQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 12
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFP (7x7)
ADM1066ASUZ-REEL7 FAQ
1.How can I place an order for ADM1066ASUZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1066ASUZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1066ASUZ-REEL7 reliable?
The price and inventory of ADM1066ASUZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1066ASUZ-REEL7 is usually 5 days.
3.What payment methods are accepted for ADM1066ASUZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1066ASUZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1066ASUZ-REEL7?
ADM1066ASUZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1066ASUZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1066ASUZ-REEL7?
For technical support, including ADM1066ASUZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1066ASUZ-REEL7 requirements.
6.How does Aetrix verify that ADM1066ASUZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All ADM1066ASUZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1066ASUZ-REEL7 meets industry standards.
7.What is the process for return or replacement of ADM1066ASUZ-REEL7?
All ADM1066ASUZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM1066ASUZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1066ASUZ-REEL7 part is unused and in its original packaging.
Return procedure for ADM1066ASUZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1066ASUZ-REEL7 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

