Analog Devices Inc. ADM1069ACPZ-REEL7
- Part No.:
- ADM1069ACPZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 40-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADM1069ACPZ-REEL7.pdf
- Description:
- IC SUPERVISOR 8 CHANNEL 40LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,443
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1069ACPZ-REEL7 from Analog Devices is a configurable supervisory and sequencing IC with integrated 12-bit ADC, four 8-bit DACs, and eight programmable driver outputs (PDOs). It monitors up to eight voltage rails with <1.0% accuracy across temperature, implements closed-loop voltage margining, and executes state-machine-based power-up/down sequencing for multivoltage systems. It is used in server line cards requiring precise supply coordination and in-circuit margining validation.
For engineers reviewing the ADM1069ACPZ-REEL7 datasheet, ADM1069ACPZ-REEL7 pinout, ADM1069ACPZ-REEL7 application, or ADM1069ACPZ-REEL7 equivalent, key selection criteria include its 40-lead LFCSP package, SMBus programmability, ±1% supply fault detection accuracy, charge-pumped high-voltage PDO outputs (up to 14 V), and integrated margining DACs with 0.6–1.25 V output ranges.
Technical Context
The ADM1069ACPZ-REEL7 integrates a sequencing engine (SE) - a 63-state finite-state machine - that conditions PDO output transitions on input events (e.g., supply OK, fault, timer expiry), enabling complex power-up/down and fault-handling sequences. Its dual-function VXx inputs serve either as ultralow-range (0.573–1.375 V) fault detectors or general-purpose logic inputs.
It features a closed-loop margining architecture: four 8-bit DACs inject trim signals into dc-dc converter feedback nodes, while the 12-bit SAR ADC reads back all supervised voltages (VH, VPx, VXx) with ±2.5 LSB INL and 0.44 ms per-channel conversion time. The device powers itself from the highest active VPx or VH rail (3.0–14.4 V), generating a regulated 4.75 V VDDCAP with internal LDO arbitration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Monitoring Accuracy | ±1.0% across −40°C to +85°C - ensures reliable undervoltage/overvoltage detection without calibration drift |
| ADC Resolution & Speed | 12-bit SAR, 0.44 ms per channel - enables fast, high-fidelity readback of all 8 monitored rails |
| DAC Output Range | 0.601–1.253 V in 4 selectable center points - matches common dc-dc feedback node voltage ranges |
| PDO High-Voltage Mode | Up to 14 V output (PDO1–PDO6) via internal charge pump - directly drives N-FET gates without external boost |
| SMBus Interface | 400 kHz compliant, with A0/A1 address pins - supports standard system management bus integration |
| Package | 40-lead, 6 mm × 6 mm LFCSP - compact footprint suitable for dense server PCB layouts |
| Operating Temperature | −40°C to +85°C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
ADM1069ACPZ-REEL7 is housed in a 40-lead, 6 mm × 6 mm LFCSP package with exposed pad (NC, for mechanical stability only). Pin functions are defined per Analog Devices Rev. E datasheet Figure 4 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH | High-voltage supply input/fault detector | Accepts 6–14.4 V for supervision or device power; selects highest VPx/VH for VDDCAP generation |
| VP1–VP3 | Low-voltage supply inputs/fault detectors | Monitor 1.25–6.0 V rails with selectable attenuation; also supply VDDCAP when active |
| VX1–VX4 | Dual-function inputs | Ultralow-threshold (0.573–1.375 V) fault detection OR general-purpose digital inputs |
| PDO1–PDO6 | Programmable driver outputs | Charge-pumped HV mode (up to 14 V) or strong/weak pull-up to VPx/VDDCAP for FET gate control |
| PDO7–PDO8 | Programmable driver outputs | LV-only outputs (open-collector or push-pull) for logic enable signals |
| DAC1–DAC4 | Voltage output DACs | 8-bit outputs (0.6–1.25 V range) for closed-loop margining of dc-dc converter feedback nodes |
| REFIN/REFOUT | Reference interface | 2.048 V ±0.25% internal reference; REFIN accepts external reference for improved ADC accuracy |
| SCL/SDA | SMBus interface | Standard 2-wire bus for configuration, sequencing updates, and real-time monitoring |
Key Features
| Feature | Design Value |
|---|---|
| 8-supply supervision with <1% accuracy | Enables robust fault detection across full temp range without recalibration or trimming |
| 63-state sequencing engine | Supports conditional, event-driven power sequencing including fault recovery and watchdog integration |
| Closed-loop margining with 4 DACs + 12-bit ADC | Permits automated in-circuit testing at ±5% supply deviation without external components |
| Internally charge-pumped PDO outputs (PDO1–PDO6) | Eliminates need for external high-voltage drivers when controlling N-FETs in supply paths |
| User EEPROM (256 bytes) | Stores full configuration, sequencing logic, and margining settings for autonomous operation at power-up |
Applications
| Server Power Sequencing | DSP/FPGA Multirail Control |
|---|---|
Use Scenario: Coordinating startup/shutdown of CPU core, I/O, memory, and auxiliary rails in 1U/2U rack servers. IC Role / Device Role / Timing Role: Central sequencing engine enforcing strict voltage ramp order and timing windows between rails. Use Value: Prevents latch-up and inrush damage by ensuring VCCINT powers before VCCIO, with programmable delays and fault hold-off. | Use Scenario: Managing asymmetric supply requirements (e.g., 1.2 V core, 2.5 V I/O, 3.3 V aux) on FPGA carrier boards. IC Role / Device Role / Timing Role: Supervisory hub monitoring rail health and triggering resequencing upon brownout detection. Use Value: Guarantees FPGA configuration integrity by halting sequence if any rail falls outside ±3% window during boot. |
| In-Circuit Margining Test | Telecom Line Card Redundancy |
Use Scenario: Automated production test verifying board functionality at −5% and +5% nominal supply levels. IC Role / Device Role / Timing Role: Closed-loop margining controller adjusting DAC outputs to shift dc-dc feedback voltage while reading back actual rail values. Use Value: Validates supply tolerance margins without manual probe adjustments or external instrumentation. | Use Scenario: Hot-swap capable central office line cards requiring uninterrupted operation during power module replacement. IC Role / Device Role / Timing Role: Redundant supervisor arbitrating between multiple VPx rails and VH backplane supply to maintain VDDCAP continuity. Use Value: Sustains sequencer operation during transient dips using VDDCAP reservoir capacitor, preventing false resets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1066ACPZ-REEL7 | Lacks integrated DACs and closed-loop margining; no charge-pump PDOs; 32-lead LQFP only | Supports basic 6-rail sequencing but cannot perform in-circuit voltage adjustment or high-voltage FET drive | Select when margining and HV gate drive are unnecessary and LQFP packaging is preferred |
| TPS40400RHLR | TI PMIC with 6-channel sequencing, no ADC/DAC, no SMBus, fixed internal logic | Hardware-configured only; no runtime reprogramming or voltage readback capability | Select for cost-sensitive, fixed-sequence applications where configurability and telemetry are not required |
Compared with ADM1066ACPZ-REEL7 and TPS40400RHLR, the ADM1069ACPZ-REEL7 uniquely combines programmable sequencing, real-time voltage telemetry, closed-loop margining, and charge-pumped FET drive in a single 40-lead LFCSP package - making it the only option supporting autonomous in-circuit test and dynamic supply tuning.
Availability
ADM1069ACPZ-REEL7 is available at Aetrix Electronics and suitable for server power management, telecom line card sequencing, DSP/FPGA multirail control, and in-circuit margining validation requiring stable component supply and long-term lifecycle support.
Supply support for ADM1069ACPZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADM1069ACPZ-REEL7 belongs to Analog Devices' Super Sequencer® family, designed specifically for intelligent, software-configurable power supervision and margining in high-reliability multivoltage systems such as servers, routers, and telecom infrastructure.
FAQ
What is the primary function of the ADM1069ACPZ-REEL7 in a power system?
The ADM1069ACPZ-REEL7 serves as a configurable supervisory and sequencing IC that monitors up to eight voltage rails with ±1% accuracy, executes programmable power-up/down sequences via its 63-state sequencing engine, and performs closed-loop voltage margining using four integrated 8-bit DACs and a 12-bit ADC. It is deployed in systems like servers and line cards where coordinated, fault-aware power control is critical. The ADM1069ACPZ-REEL7 replaces discrete supervisors and sequencers with a single, SMBus-programmable solution.
Does the ADM1069ACPZ-REEL7 support high-voltage FET gate driving?
Yes, the ADM1069ACPZ-REEL7 supports high-voltage FET gate driving through its PDO1–PDO6 outputs, which feature an internal charge pump enabling up to 14 V output (at 1 µA load) for direct N-FET gate control. This eliminates the need for external level-shifting or boost circuitry. PDO7 and PDO8 operate in low-voltage mode only. The ADM1069ACPZ-REEL7 datasheet specifies VOH = 10.5–14 V in charge-pump mode, validated across temperature and load conditions.
How does the ADM1069ACPZ-REEL7 implement closed-loop voltage margining?
The ADM1069ACPZ-REEL7 implements closed-loop voltage margining by using its four 8-bit DACs to inject precise trim voltages (0.601–1.253 V) into the feedback nodes of dc-dc converters, while its 12-bit SAR ADC continuously reads back the resulting rail voltages. The sequencing engine or host processor compares measured vs. target values and adjusts DAC codes accordingly. This loop enables automated in-circuit testing at ±5% deviation - a capability intrinsic to the ADM1069ACPZ-REEL7 and not dependent on external controllers.
What package type and pin count does the ADM1069ACPZ-REEL7 use?
The ADM1069ACPZ-REEL7 uses a 40-lead, 6 mm × 6 mm LFCSP (Lead Frame Chip Scale Package) with an exposed pad (NC, for mechanical stability only). This package is distinct from the 32-lead LQFP variant (e.g., ADM1069ARUZ) and provides superior thermal performance (θJA = 25°C/W) and board space efficiency. Pin functions - including VH, VP1–VP3, VX1–VX4, PDO1–PDO8, DAC1–DAC4, and SMBus I/O - are fully documented in the Analog Devices Rev. E datasheet Figures 4 and Table 4.
Can the ADM1069ACPZ-REEL7 be powered from multiple supply rails simultaneously?
Yes, the ADM1069ACPZ-REEL7 features internal supply arbitration: it automatically selects the highest valid voltage among VP1–VP3 and VH (minimum 3.0 V) to generate its internal 4.75 V VDDCAP supply. This redundancy ensures continuous operation even if one rail fails or dips - critical in hot-swap and telecom applications. The ADM1069ACPZ-REEL7 datasheet confirms this behavior in the "Powering the ADM1069" section and specifies ≤0.2 V dropout in the arbitration path.
ADM1069ACPZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- Super Sequencer®
- Package/Case:
- 40-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 8
- Voltage - Threshold:
- 8 Selectable Threshold Combinations
- Output:
- Programmable
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP-VQ (6x6)
ADM1069ACPZ-REEL7 FAQ
1.How can I place an order for ADM1069ACPZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1069ACPZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1069ACPZ-REEL7 reliable?
The price and inventory of ADM1069ACPZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1069ACPZ-REEL7 is usually 5 days.
3.What payment methods are accepted for ADM1069ACPZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1069ACPZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1069ACPZ-REEL7?
ADM1069ACPZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1069ACPZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1069ACPZ-REEL7?
For technical support, including ADM1069ACPZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1069ACPZ-REEL7 requirements.
6.How does Aetrix verify that ADM1069ACPZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All ADM1069ACPZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1069ACPZ-REEL7 meets industry standards.
7.What is the process for return or replacement of ADM1069ACPZ-REEL7?
All ADM1069ACPZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM1069ACPZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1069ACPZ-REEL7 part is unused and in its original packaging.
Return procedure for ADM1069ACPZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1069ACPZ-REEL7 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

