My Inquiry
My Account
Analog Devices Inc. ADM1087AKS-REEL7
- Part No.:
- ADM1087AKS-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
ADM1087AKS-REEL7.pdf
- Description:
- IC SIMPLE SEQUENCER OD SC70-6
- Quantity:
- Payment:
- Shipping:
Inventory:1,527
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1087AKS-REEL7 from Analog Devices is a capacitor-adjustable power supply sequencer IC with active-low open-drain enable output, 0.6 V input threshold monitoring, 35 μs propagation delay (VIN rising), and −40°C to +125°C operation in 6-lead SC70 package. It enables controlled power-up sequencing between voltage regulators in multi-rail systems such as graphics cards and base station line cards.
For engineers reviewing the ADM1087AKS-REEL7 datasheet, ADM1087AKS-REEL7 pinout, ADM1087AKS-REEL7 application, or ADM1087AKS-REEL7 equivalent, key selection criteria include its active-low ENOUT logic, 22 V tolerant open-drain output stage, VIN hysteresis of 15 mV, CEXT-based delay programmability, and compatibility with ADP3334-type regulators requiring low-voltage enable sequencing.
Technical Context
The ADM1087AKS-REEL7 implements a comparator-based voltage monitor with internal 0.6 V reference and hysteresis (15 mV), triggering an AND-gated enable output only when VIN exceeds VTH_RISING (0.6 V typ) and ENIN is asserted (active low). Its timing path includes a 250 nA current source charging CINT plus external CEXT, yielding tEN = (C × 4.8×10⁶) + 35 μs.
Unlike ADM1085/ADM1086, ADM1087AKS-REEL7 features active-low ENOUT and active-low ENIN, enabling direct interface with shutdown pins on regulators like ADP3334. Its open-drain output supports level-shifting up to 22 V via external pull-up, while leakage at VIN and ENIN remains ≤170 μA at 22 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Threshold | 0.6 V typical rising threshold; enables precise monitoring of low-voltage rails ≥0.6 V using external resistor divider. |
| VIN Hysteresis | 15 mV; prevents chatter during slow-rising/falling supply transitions near threshold. |
| VIN to ENOUT Delay | 35 μs min (CEXT floating); fixed internal delay before timeout begins; external CEXT adds programmable delay. |
| ENOUT Logic Polarity | Active-low open-drain; requires external pull-up; compatible with regulator SD/SHDN pins needing low-enable assertion. |
| Supply Current | 15 μA typical; enables integration into battery-powered portable equipment without significant quiescent load. |
| Operating Temp | −40°C to +125°C; qualified for industrial and telecom infrastructure environments including base stations and line cards. |
| Input Voltage Range | VIN and ENIN tolerate 0 V to 22 V; supports level-shifting across mixed-voltage regulator enable domains. |
Pinout & Package
ADM1087AKS-REEL7 is housed in a 6-lead SC70 (KS-6) package per JEDEC MO-203-AB, measuring 2.20 mm × 1.35 mm × 0.90 mm with 0.65 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ENIN | Active-low enable input | Drives ENOUT low when pulled low; high-impedance when open; tolerates up to 22 V; used to globally disable sequencing. |
| 2 - GND | Ground reference | Common return for VCC, VIN, ENIN, and ENOUT; must be low-impedance for stable threshold detection. |
| 3 - VIN | Monitored voltage input | Compares against internal 0.6 V reference; accepts DC or slowly ramping supplies; supports resistor-divider scaling down to 0.6 V. |
| 4 - ENOUT | Active-low open-drain output | Sinks current when asserted; requires external pull-up to logic rail (≤22 V); interfaces directly with SD/SHDN pins on LDOs like ADP3334. |
| 5 - CEXT | External timing capacitor node | Connects to capacitor determining programmable delay; tEN = (C × 4.8×10⁶) + 35 μs; no delay applied on VIN falling edge. |
| 6 - VCC | Supply voltage input | 2.25 V to 3.6 V operating range; powers internal comparator, timer, and logic; decoupling capacitor recommended. |
Key Features
| Feature | Design Value |
|---|---|
| Capacitor-adjustable sequencing delay | Programmable timeout from ~35 μs to >10 ms using external CEXT; enables precise inter-rail timing control without firmware. |
| 22 V tolerant inputs and output | VIN, ENIN, and ENOUT support up to 22 V; eliminates level-shifters when interfacing with higher-voltage regulator enable domains. |
| Active-low ENIN/ENOUT logic | Matches native shutdown polarity of common LDOs (e.g., ADP3334); simplifies direct connection without inverters. |
| Low-power operation | 15 μA typical supply current; suitable for always-on sequencing in portable and energy-sensitive embedded systems. |
| Extended temperature range | Specified from −40°C to +125°C; validated for deployment in telecom infrastructure, industrial computing, and automotive-adjacent applications. |
Applications
| Graphics Card Power Sequencing | Base Station Line Card |
|---|---|
|
Use Scenario: Staggered power-up of GPU core (1.2 V), memory I/O (1.8 V), and auxiliary rails (2.5 V/3.3 V) to limit inrush current and avoid voltage droop. IC Role / Device Role / Timing Role: ADM1087AKS-REEL7 acts as cascaded sequencer element, asserting low-enable signals to downstream LDOs only after upstream rail reaches 0.6 V threshold. Use Value: Prevents regulator lockup and ensures reliable GPU initialization by enforcing strict LOFO (last-on, first-off) behavior during power cycling. |
Use Scenario: Controlled startup of RF front-end (5 V), digital baseband (3.3 V), and analog signal chain (2.5 V) supplies in 4G/LTE line cards. IC Role / Device Role / Timing Role: ADM1087AKS-REEL7 monitors primary 5 V rail and triggers delayed enable of secondary rails via open-drain outputs tied to ADP3334 SD pins. Use Value: Eliminates need for FPGA- or microcontroller-based sequencing logic, reducing BOM count and firmware complexity in space-constrained modules. |
| Notebook PC Power Good Delay | Routers with Multi-Supply FPGAs |
|
Use Scenario: Delaying South Bridge enable until North Bridge power is confirmed stable, using power-good signals rather than direct rail control. IC Role / Device Role / Timing Role: ADM1087AKS-REEL7 receives 5 V power-good signal and applies CEXT-based delay before asserting low-enable to South Bridge IC. Use Value: Ensures chipset interdependency compliance without modifying existing power-good distribution network or adding discrete RC delays. |
Use Scenario: Sequencing 12 V bias, 3.3 V I/O, 1.8 V core, and 1.2 V FPGA fabric rails in enterprise-grade routers with Xilinx/Intel FPGAs. IC Role / Device Role / Timing Role: ADM1087AKS-REEL7 provides per-rail enable timing via cascaded configuration, with ENIN tied to upstream regulator PG signal. Use Value: Guarantees FPGA configuration integrity by preventing premature JTAG access or clock domain activation before all voltage domains are valid. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supply sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1085AKSZ-REEL7 | Active-high ENOUT, same open-drain output and 0.6 V threshold; identical pinout and CEXT delay architecture. | Requires inverted logic interface with regulators having active-high enable (e.g., TPS7A47); not drop-in for ADP3334 SD pin. | Select when interfacing with active-high enable regulators and board layout already uses pull-up on ENOUT. |
| ADM1086AKSZ-REEL7 | Push-pull (CMOS) ENOUT, active-high; no external pull-up required; VOUT limited to VCC range (≤3.6 V). | Suitable for driving logic-level enables only; incompatible with 5 V/12 V regulator shutdown pins without level translation. | Choose where board space prohibits pull-up resistors and all target regulators accept 3.3 V logic-level enables. |
Compared with ADM1085AKSZ-REEL7 and ADM1086AKSZ-REEL7, ADM1087AKS-REEL7 uniquely supports direct low-enable assertion to high-voltage regulator shutdown pins without external inversion or level-shifting components, making it optimal for ADP3334-based designs and legacy 5 V/12 V enable domains.
Availability
ADM1087AKS-REEL7 is available at Aetrix Electronics and suitable for graphics card power sequencing, base station line card design, notebook PC power good delay, router multi-supply FPGA sequencing, and telecom infrastructure applications requiring stable component supply across extended temperature ranges.
Supply support for ADM1087AKS-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial automation, and communications infrastructure.
The ADM1087AKS-REEL7 belongs to the Simple Sequencers® family, designed specifically for deterministic, capacitor-programmed power supply sequencing in space-constrained, multi-rail systems where firmware-free timing control is critical.
FAQ
What is the function of the CEXT pin on the ADM1087AKS-REEL7?
The CEXT pin on the ADM1087AKS-REEL7 connects to an external capacitor that sets the programmable time delay between VIN crossing the 0.6 V threshold and ENOUT assertion. The delay follows tEN = (C × 4.8×10⁶) + 35 μs, where C is in farads. This allows precise, passive control of sequencing intervals without software or additional ICs. The ADM1087AKS-REEL7 does not apply delay on VIN falling edges.
Can the ADM1087AKS-REEL7 monitor supply voltages below 0.6 V?
No, the ADM1087AKS-REEL7 has a fixed internal 0.6 V reference and cannot monitor voltages below this threshold. However, it can monitor lower rails indirectly using an external resistor divider that scales the target voltage up to meet or exceed 0.6 V at VIN. For example, a 0.4 V rail can be monitored using a 2:3 divider (R1 = 2 kΩ, R2 = 3 kΩ) to present 0.6 V at VIN when the rail reaches 0.4 V.
How does the active-low ENIN pin affect system-level sequencing control?
The active-low ENIN pin on the ADM1087AKS-REEL7 allows global disable of sequencing by pulling ENIN low, which forces ENOUT high (deasserted) regardless of VIN state. This enables centralized power-down control in multi-sequencer systems. When left open or pulled high via resistor, ENIN is inactive and sequencing proceeds normally based on VIN and CEXT. Its 22 V tolerance permits direct connection to higher-voltage control signals.
Is the ADM1087AKS-REEL7 pin-compatible with other devices in the ADM1085/ADM1086/ADM1087 family?
Yes, the ADM1087AKS-REEL7 shares identical 6-lead SC70 (KS-6) pinout and footprint with ADM1085AKSZ-REEL7 and ADM1086AKSZ-REEL7, including ENIN (Pin 1), GND (Pin 2), VIN (Pin 3), ENOUT (Pin 4), CEXT (Pin 5), and VCC (Pin 6). However, logic polarity differs: ADM1087AKS-REEL7 uses active-low ENIN and active-low ENOUT, whereas ADM1085 uses active-high ENIN/ENOUT and ADM1086 uses active-high ENIN/push-pull ENOUT.
What is the maximum voltage that can be applied to the ENOUT pin of the ADM1087AKS-REEL7?
The ENOUT pin of the ADM1087AKS-REEL7 is rated for up to +25 V absolute maximum and operates reliably with external pull-up voltages up to 22 V, as specified in the Absolute Maximum Ratings table. This enables direct interface with regulator shutdown pins requiring 5 V, 12 V, or even 20 V logic thresholds-no level-shifter circuitry is needed. Always ensure the pull-up resistor value limits sink current to ≤1.2 mA under worst-case conditions.
ADM1087AKS-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Cut Tape (CT)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-6
ADM1087AKS-REEL7 FAQ
1.How can I place an order for ADM1087AKS-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1087AKS-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1087AKS-REEL7 reliable?
The price and inventory of ADM1087AKS-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1087AKS-REEL7 is usually 5 days.
3.What payment methods are accepted for ADM1087AKS-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1087AKS-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1087AKS-REEL7?
ADM1087AKS-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1087AKS-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1087AKS-REEL7?
For technical support, including ADM1087AKS-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1087AKS-REEL7 requirements.
6.How does Aetrix verify that ADM1087AKS-REEL7 is sourced from the original manufacturer or authorized distributors?
All ADM1087AKS-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1087AKS-REEL7 meets industry standards.
7.What is the process for return or replacement of ADM1087AKS-REEL7?
All ADM1087AKS-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM1087AKS-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1087AKS-REEL7 part is unused and in its original packaging.
Return procedure for ADM1087AKS-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1087AKS-REEL7 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
