Analog Devices Inc. ADM1185ARMZ-1
- Part No.:
- ADM1185ARMZ-1
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ADM1185ARMZ-1.pdf
- Description:
- INTEGRATED 4 CHANNEL VOLTAGE MON
- Quantity:
- Payment:

- Shipping:

Inventory:219
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1185ARMZ-1 from Analog Devices is a quad voltage monitor and sequencer IC designed for precise power supply supervision in multi-rail systems. It features four 0.6 V reference comparators with ±0.8% threshold accuracy, three open-drain enable outputs (OUT1–OUT3), one open-drain power-good output (PWRGD), and operates from 2.7 V to 5.5 V on VCC. It is used in server motherboard power sequencing to ensure safe startup of 3.3 V, 2.5 V, 1.8 V, and 1.2 V rails.
For engineers reviewing the ADM1185ARMZ-1 datasheet, ADM1185ARMZ-1 pinout, ADM1185ARMZ-1 application, or ADM1185ARMZ-1 equivalent, this device delivers deterministic timing-controlled sequencing, fault-latched monitoring, and robust undervoltage detection across four independent rails - critical for telecom equipment, industrial controllers, and high-reliability embedded platforms.
Technical Context
The ADM1185ARMZ-1 implements a state-machine-based digital core that interprets comparator outputs to enforce strict power-on order: VIN1 must assert before OUT1 enables Regulator 1 (190 ms typical delay), followed by VIN2→OUT2, VIN3→OUT3, and finally VIN4→PWRGD assertion after another 190 ms delay. All inputs share a common 0.6 V internal reference with worst-case 0.8% accuracy over −40°C to +85°C.
During normal operation (STATE5), PWRGD remains asserted only when all four VINx inputs exceed 0.6 V; a drop below threshold on VIN1 disables all outputs immediately, while faults on VIN2–VIN4 deassert PWRGD but retain OUT1–OUT3 states. Propagation delays for VIN2/VIN3 transitions are 30 μs (typ), supporting fast fault response without false triggering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.7 V to 5.5 V - powers internal reference and logic; valid outputs guaranteed down to 1 V. |
| VIN Threshold | 0.600 V ±0.0048 V (±0.8%) - fixed internal reference enables precise rail monitoring via external resistor dividers. |
| VIN1→OUT1 Delay | 100–280 ms (typ 190 ms) - ensures controlled ramp-up of first regulator before enabling downstream supplies. |
| VIN2/VIN3 Delay | 30 μs propagation - supports rapid inter-rail coordination during fault recovery or transient events. |
| Output Type | Open-drain (OUT1–OUT3, PWRGD) - allows flexible pull-up voltage selection and wired-OR power-good signaling. |
| Supply Current | 24–80 μA - ultra-low quiescent current preserves efficiency in always-on supervisory circuits. |
| Operating Temp | −40°C to +85°C - qualified for industrial and telecom environments without derating. |
Pinout & Package
ADM1185ARMZ-1 is housed in a 10-lead MSOP (RM-10) package per JEDEC MO-187-BA, with 0.5 mm pitch and 3.0 mm × 3.0 mm footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground Reference | Primary return path for internal analog and digital circuitry; must be low-impedance connection. |
| VIN1 | Comparator 1 Input | Noninverting input for main rail monitoring; initiates sequencing when ≥0.6 V; accepts logic-level trigger. |
| VIN2 | Comparator 2 Input | Monitors second rail; triggers OUT2 after VIN1 assertion and 30 μs validation window. |
| VIN3 | Comparator 3 Input | Monitors third rail; triggers OUT3 after VIN2 assertion and 30 μs validation window. |
| VIN4 | Comparator 4 Input | Final rail monitor; required for PWRGD assertion; contributes to full-system power-good status. |
| PWRGD | Power-Good Output | Open-drain active-high signal indicating all four rails are within tolerance; asserts after 190 ms post-VIN4. |
| OUT3 | Enable Output 3 | Open-drain output controlling third regulator; driven low until VIN3 exceeds 0.6 V and latched in STATE4. |
| OUT2 | Enable Output 2 | Open-drain output controlling second regulator; asserts after VIN2 passes threshold and state transition completes. |
| OUT1 | Enable Output 1 | Open-drain output with 190 ms startup delay; controls first regulator; resets all outputs if VIN1 fails in STATE5. |
| VCC | Supply Input | Primary power pin; powers internal reference generator and state machine; enables outputs at ≥1 V. |
Key Features
| Feature | Design Value |
|---|---|
| Four independent voltage monitors | Each with 0.6 V reference and ±0.8% accuracy enables reliable detection of 1.2 V, 1.8 V, 2.5 V, and 3.3 V rails using standard resistor dividers. |
| Programmable sequencing delays | Fixed 190 ms delay on VIN1→OUT1 and VIN4→PWRGD ensures staggered regulator turn-on; 30 μs propagation on VIN2/VIN3 supports tight inter-rail timing. |
| Fault-selective shutdown logic | VIN1 failure disables all outputs (OUT1–OUT3 and PWRGD); VIN2–VIN4 faults deassert only PWRGD - preserving downstream regulator states. |
| Open-drain outputs with 2 mA sink capability | Supports interface with diverse enable pins (e.g., LDOs, DC/DC converters) and allows shared pull-up for system-level power-good bus. |
| Ultra-low supply current | 24–80 μA operation minimizes impact on standby power budgets in always-on supervisory applications. |
Applications
| Server Power Sequencing | Telecom Line Card Supervision |
|---|---|
Use Scenario: Coordinating startup of 3.3 V, 2.5 V, 1.8 V, and 1.2 V rails on a dual-CPU server motherboard with strict voltage ramp requirements. IC Role / Device Role / Timing Role: Quad voltage monitor and sequencer enforcing defined power-up order via OUT1–OUT3 enable signals and PWRGD system-ready flag. Use Value: Prevents latch-up or damage from reverse-biased I/O by ensuring core logic powers before I/O rails; eliminates manual sequencing firmware overhead. | Use Scenario: Monitoring redundant 5 V, 3.3 V, and ±12 V supplies in a carrier-grade Ethernet line card with hot-swap capability. IC Role / Device Role / Timing Role: Voltage supervisor detecting undervoltage/fault conditions and asserting PWRGD only when all rails stabilize within spec. Use Value: Enables automatic failover to backup power module upon single-rail fault while maintaining functional continuity of data plane. |
| Industrial PLC Power Management | Medical Imaging System Rail Control |
Use Scenario: Managing isolated 24 V, 5 V, 3.3 V, and 1.2 V supplies in an IP67-rated programmable logic controller with extended temperature range. IC Role / Device Role / Timing Role: Fault-tolerant sequencer providing latchable PWRGD and individual rail enable control under −40°C to +85°C conditions. Use Value: Ensures deterministic boot sequence despite wide ambient swings; prevents partial initialization that could corrupt real-time control loops. | Use Scenario: Controlling power sequencing for FPGA, ADC, and analog front-end in a portable MRI subsystem requiring sub-millisecond fault response. IC Role / Device Role / Timing Role: Precision voltage monitor with 30 μs propagation delay on VIN2/VIN3 enabling rapid fault isolation between imaging chain stages. Use Value: Guarantees clean power delivery to noise-sensitive analog components; avoids image artifacts caused by out-of-spec supply transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitoring and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33 | Triple monitor (not quad); no built-in sequencing logic; requires external timing components for multi-rail coordination. | Limited to ≤3 rails; lacks integrated state machine for autonomous sequencing - needs MCU intervention. | Select when only three rails require monitoring and cost sensitivity outweighs sequencing autonomy. |
| MAX6816 | Quad monitor with fixed 1.25 V reference per channel; no programmable thresholds; no PWRGD output. | Cannot monitor sub-1.25 V rails (e.g., 1.2 V, 1.0 V); lacks system-level power-good indication. | Choose for legacy 3.3 V/5 V-only systems where reference flexibility is unnecessary. |
Compared with TPS3808G33 and MAX6816, the ADM1185ARMZ-1 uniquely integrates four precision 0.6 V comparators, deterministic state-machine sequencing, and a dedicated PWRGD output - eliminating external logic and reducing BOM count in complex multi-rail designs.
Availability
ADM1185ARMZ-1 is available at Aetrix Electronics and suitable for server motherboard design, telecom line card development, and industrial PLC power management requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ADM1185ARMZ-1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADM1185ARMZ-1 belongs to Analog Devices' power supervision product line, engineered specifically for deterministic, autonomous power sequencing and fault management in multi-voltage electronic systems.
FAQ
What is the reference voltage accuracy of the ADM1185ARMZ-1 over temperature?
The ADM1185ARMZ-1 uses an internal 0.6 V reference with worst-case accuracy of ±0.8% across −40°C to +85°C. This corresponds to a trip threshold range of 0.5952 V to 0.6048 V at TA = 25°C, and the datasheet confirms stability within this band over full operating temperature. The ADM1185ARMZ-1 maintains this specification without external calibration or trimming.
Can the ADM1185ARMZ-1 monitor a 1.2 V rail directly without external resistors?
No, the ADM1185ARMZ-1 cannot monitor a 1.2 V rail directly because its internal comparators are fixed at 0.6 V. To monitor 1.2 V, a resistor divider must scale the rail to 0.6 V at the VINx pin - for example, equal 10 kΩ resistors yield 0.6 V at VINx when VIN = 1.2 V. The ADM1185ARMZ-1 relies entirely on external dividers for threshold programming.
How does the ADM1185ARMZ-1 respond when VIN1 drops below threshold after reaching STATE5?
When VIN1 falls below 0.6 V after the ADM1185ARMZ-1 reaches STATE5 (PWRGD asserted), the device immediately deasserts PWRGD and forces all three enable outputs (OUT1, OUT2, OUT3) low - disabling all downstream regulators. This hard reset behavior protects downstream circuitry from operating with an unstable primary rail, and is distinct from faults on VIN2–VIN4, which only affect PWRGD.
What is the maximum sink current supported by the ADM1185ARMZ-1's open-drain outputs?
The ADM1185ARMZ-1's OUT1–OUT3 and PWRGD outputs support up to 2 mA sink current while maintaining VOUTL ≤ 0.4 V at VCC = 2.7 V. At lower VCC (e.g., 1 V), the outputs guarantee valid logic levels with 100 μA sink. This rating allows direct interfacing with most regulator enable pins without additional buffering.
Does the ADM1185ARMZ-1 support cascading with other ADM1185ARMZ-1 devices?
Yes, the ADM1185ARMZ-1 supports cascading: its PWRGD output can drive the VIN1 input of a second ADM1185ARMZ-1 to extend sequencing beyond four rails. Figure 23 and Figure 24 in the datasheet show validated configurations for daisy-chaining multiple units, preserving timing integrity and fault isolation across the chain. Each ADM1185ARMZ-1 retains independent monitoring of its four inputs.
ADM1185ARMZ-1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- ADM1185
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
ADM1185ARMZ-1 FAQ
1.How can I place an order for ADM1185ARMZ-1 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1185ARMZ-1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1185ARMZ-1 reliable?
The price and inventory of ADM1185ARMZ-1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1185ARMZ-1 is usually 5 days.
3.What payment methods are accepted for ADM1185ARMZ-1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1185ARMZ-1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1185ARMZ-1?
ADM1185ARMZ-1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1185ARMZ-1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1185ARMZ-1?
For technical support, including ADM1185ARMZ-1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1185ARMZ-1 requirements.
6.How does Aetrix verify that ADM1185ARMZ-1 is sourced from the original manufacturer or authorized distributors?
All ADM1185ARMZ-1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1185ARMZ-1 meets industry standards.
7.What is the process for return or replacement of ADM1185ARMZ-1?
All ADM1185ARMZ-1 units undergo pre-shipment inspection (PSI). If there is an issue with ADM1185ARMZ-1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1185ARMZ-1 part is unused and in its original packaging.
Return procedure for ADM1185ARMZ-1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1185ARMZ-1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

