Analog Devices Inc. ADM1185ARMZ-1REEL7
- Part No.:
- ADM1185ARMZ-1REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ADM1185ARMZ-1REEL7.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,273
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1185ARMZ-1REEL7 from Analog Devices is a quad-voltage monitor and sequencer IC designed for precise power-rail supervision in multi-rail systems. It features four 0.6 V reference comparators with ±0.8% threshold accuracy, 100–280 ms programmable sequencing delays, three open-drain enable outputs (OUT1–OUT3), and one open-drain power-good output (PWRGD), operating from 2.7 V to 5.5 V on VCC. It is used in server motherboard power sequencing to ensure safe startup of 3.3 V, 2.5 V, 1.8 V, and 1.2 V rails.
For engineers reviewing the ADM1185ARMZ-1REEL7 datasheet, ADM1185ARMZ-1REEL7 pinout, ADM1185ARMZ-1REEL7 application, or ADM1185ARMZ-1REEL7 equivalent, this page delivers verified specifications, functional context, package details, real-world use cases, and validated alternative options - all grounded in the official Rev. B datasheet and Analog Devices' product documentation.
Technical Context
The ADM1185ARMZ-1REEL7 implements a deterministic state-machine core that interprets comparator outputs to enforce a five-state power-up sequence: Reset → OUT1 On → OUT1/OUT2 On → OUT1/OUT2/OUT3 On → Power Good. Each transition requires sustained valid input voltage (e.g., VIN1 ≥ 0.6 V for 190 ms typical) before advancing.
After reaching the Power Good (STATE5) state, the device enters fault-monitoring mode: a drop below 0.6 V on VIN1 disables all outputs and deasserts PWRGD; drops on VIN2–VIN4 deassert PWRGD only while maintaining OUT1–OUT3 active. All inputs accept externally scaled rail voltages via resistor dividers, and all outputs are open-drain with guaranteed low-voltage performance down to 0.4 V at 2 mA sink current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.7 V to 5.5 V - powers internal reference and logic; valid operation starts at 1 V, but full functionality requires ≥2.7 V. |
| VIN Threshold Accuracy | 0.5952 V to 0.6048 V (±0.8%) - enables precise undervoltage detection across −40°C to +85°C. |
| VIN1→OUT1 Delay | 100–280 ms (typ. 190 ms) - provides controlled ramp-up timing between primary rail and first downstream regulator. |
| VIN2/VIN3 Propagation Delay | 30 μs max - ensures fast response to rail faults during steady-state monitoring after sequencing completes. |
| Output Low Voltage | ≤0.4 V at 2 mA sink - guarantees reliable logic-low assertion for enable pins of external regulators. |
| Supply Current | 24–80 μA - ultra-low quiescent draw supports always-on monitoring without significant system power penalty. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and telecom infrastructure environments. |
Pinout & Package
ADM1185ARMZ-1REEL7 is housed in a 10-lead MSOP (RM-10) package per JEDEC MO-187-BA, with 0.5 mm pitch, 3.0 mm × 3.0 mm body, and 1.10 mm max height. Thermal resistance θJA = 137.5°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground Reference | Primary return path for internal reference generator and comparator bias; must be low-impedance connection to system ground plane. |
| VIN1 (Pin 2) | Comparator 1 Input | Monitors main system rail (e.g., 3.3 V) via resistor divider; initiates sequencing when voltage exceeds 0.6 V for ≥190 ms. |
| VIN2 (Pin 3) | Comparator 2 Input | Monitors second rail (e.g., 2.5 V); triggers OUT2 assertion after VIN1 is stable, enabling cascaded regulator control. |
| VIN3 (Pin 4) | Comparator 3 Input | Monitors third rail (e.g., 1.8 V); enables OUT3 only after VIN1 and VIN2 are valid, enforcing strict ordering. |
| VIN4 (Pin 5) | Comparator 4 Input | Monitors final rail (e.g., 1.2 V); required to assert PWRGD; failure here deasserts PWRGD but leaves OUT1–OUT3 active. |
| PWRGD (Pin 6) | Power-Good Output | Open-drain active-high signal indicating all four monitored rails are within tolerance; pulled low until STATE5 is reached. |
| OUT3 (Pin 7) | Enable Output 3 | Drives enable pin of third regulator; asserted after VIN3 validity; disabled only if VIN1 fails post-sequencing. |
| OUT2 (Pin 8) | Enable Output 2 | Drives enable pin of second regulator; asserted after VIN2 validity; disabled only if VIN1 fails post-sequencing. |
| OUT1 (Pin 9) | Enable Output 1 | Drives enable pin of first regulator; includes 190 ms delay to prevent premature activation; disabled on any VIN1 fault. |
| VCC (Pin 10) | Supply Input | Provides power to internal circuitry; device asserts all outputs low once VCC ≥1 V, but full sequencing requires ≥2.7 V. |
Key Features
| Feature | Design Value |
|---|---|
| Four independent 0.6 V comparators | Enables monitoring of up to four distinct supply rails using external resistor dividers - no need for multiple discrete supervisors. |
| Programmable sequencing delays | 100–280 ms VIN1→OUT1 and VIN4→PWRGD delays allow tuning of power-up timing without external RC networks. |
| Dual-mode operation (startup vs. fault monitoring) | Separates sequencing logic from runtime supervision: VIN1 failure shuts down entire chain; VIN2–VIN4 failures preserve local regulation while signaling system-level fault. |
| Open-drain outputs with 2 mA sink capability | Supports flexible interfacing with diverse enable-input thresholds (e.g., 1.2 V, 1.8 V, 3.3 V regulators) via external pull-ups. |
| −40°C to +85°C industrial temperature range | Validated operation across extended thermal conditions - suitable for telecom line cards and server backplanes. |
Applications
| Server Power Sequencing | Telecom Line Card Supervision |
|---|---|
|
Use Scenario: Coordinating startup of 3.3 V, 2.5 V, 1.8 V, and 1.2 V rails on a dual-CPU server motherboard. IC Role / Device Role / Timing Role: Quad-voltage supervisor enforcing strict monotonic power-up order and generating system-wide PWRGD. Use Value: Prevents latch-up or damage caused by reverse-biasing I/O interfaces during uncontrolled rail ramp-up. |
Use Scenario: Monitoring redundant 5 V and 3.3 V supplies plus two isolated 12 V DC/DC outputs in an optical transport unit. IC Role / Device Role / Timing Role: Fault-detecting sequencer with independent VINx inputs and cascading capability for multi-stage power domains. Use Value: Enables hot-swap compatibility and graceful failover by isolating faults to specific sub-systems without collapsing entire power tree. |
| Industrial PLC Backplane | Network Switch ASIC Power Management |
|
Use Scenario: Managing power delivery to FPGA, microcontroller, and analog front-end on a modular I/O controller board. IC Role / Device Role / Timing Role: Centralized voltage monitor with configurable enable outputs driving individual DC/DC converters. Use Value: Reduces BOM count by replacing four discrete reset ICs and eliminates timing skew between rail startups. |
Use Scenario: Ensuring correct power-up sequence for 0.85 V core, 1.2 V I/O, 2.5 V SerDes, and 3.3 V management rails in a 10G switch ASIC. IC Role / Device Role / Timing Role: Precision threshold supervisor with 0.8% accuracy and µs-level propagation delay for real-time fault response. Use Value: Guarantees ASIC configuration integrity by preventing register writes before all voltage domains meet specification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-voltage monitoring and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Single-channel supervisor with fixed 3.3 V threshold; no built-in sequencing logic or multiple enable outputs. | Requires external logic or multiple units to replicate ADM1185ARMZ-1REEL7's 4-rail coordination and PWRGD generation. | Choose only for simple single-rail reset needs - not a functional substitute for multi-rail sequencing. |
| MAX6816EUB+ | Quad comparator-based supervisor with 1.25% threshold accuracy and no integrated state machine; relies on external timing components. | Lacks deterministic sequencing states and automatic PWRGD latching; design effort increases significantly for robust fault recovery. | Acceptable where cost sensitivity outweighs design time and reliability requirements - not drop-in compatible. |
Compared with TPS3808G33DBVR and MAX6816EUB+, the ADM1185ARMZ-1REEL7 uniquely integrates a five-state sequencer, 0.8% threshold precision, and coordinated open-drain outputs - eliminating external timing elements and reducing PCB footprint by >60% versus discrete solutions.
Availability
ADM1185ARMZ-1REEL7 is available at Aetrix Electronics and suitable for server motherboard design, telecom equipment manufacturing, and industrial PLC development requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ADM1185ARMZ-1REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide.
The ADM1185ARMZ-1REEL7 belongs to Analog Devices' power supervision and sequencing product line, engineered specifically for reliable, deterministic power-up control in multi-rail computing and communications infrastructure.
FAQ
What is the minimum VCC voltage required for ADM1185ARMZ-1REEL7 to assert any output?
The ADM1185ARMZ-1REEL7 begins asserting outputs (pulling them low) once VCC reaches 1 V, though full specified operation - including accurate threshold detection and sequencing delays - requires VCC ≥2.7 V. At 1 V, OUT1–OUT3 and PWRGD are driven low, providing a basic enable-block function before full power-up.
Can ADM1185ARMZ-1REEL7 monitor a 5 V rail directly?
No - ADM1185ARMZ-1REEL7's comparators have a fixed 0.6 V reference. To monitor a 5 V rail, a resistor divider must scale the input so that 5 V maps to 0.6 V at the VINx pin (e.g., R1 = 73.3 kΩ, R2 = 10 kΩ). The datasheet confirms this method is standard practice and maintains 0.8% accuracy across temperature.
Does ADM1185ARMZ-1REEL7 support cascading with other ADM1185ARMZ-1REEL7 devices?
Yes - the ADM1185ARMZ-1REEL7 supports cascading via its open-drain outputs and inputs. For example, PWRGD from one device can drive VIN1 of a second, extending sequencing to >4 rails. Figures 23 and 24 in the Rev. B datasheet show two validated topologies for multi-device coordination without additional logic.
What happens to OUT1–OUT3 if VIN2 falls below threshold after PWRGD is asserted?
Nothing - once in STATE5 (PWRGD state), only a fault on VIN1 causes immediate deassertion of OUT1–OUT3. Faults on VIN2, VIN3, or VIN4 deassert PWRGD but leave OUT1–OUT3 unchanged, preserving local power to downstream circuits while signaling system-level fault to the host controller.
Is ADM1185ARMZ-1REEL7 pin-compatible with earlier revisions like ADM1185ARMZ-11?
Yes - ADM1185ARMZ-1REEL7 and ADM1185ARMZ-11 share identical 10-lead MSOP (RM-10) packaging, pinout, and electrical specifications per the Ordering Guide. Both operate over −40°C to +85°C and use the same M9W branding; the "REEL7" suffix denotes tape-and-reel packaging for automated assembly.
ADM1185ARMZ-1REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
ADM1185ARMZ-1REEL7 FAQ
1.How can I place an order for ADM1185ARMZ-1REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1185ARMZ-1REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1185ARMZ-1REEL7 reliable?
The price and inventory of ADM1185ARMZ-1REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1185ARMZ-1REEL7 is usually 5 days.
3.What payment methods are accepted for ADM1185ARMZ-1REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1185ARMZ-1REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1185ARMZ-1REEL7?
ADM1185ARMZ-1REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1185ARMZ-1REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1185ARMZ-1REEL7?
For technical support, including ADM1185ARMZ-1REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1185ARMZ-1REEL7 requirements.
6.How does Aetrix verify that ADM1185ARMZ-1REEL7 is sourced from the original manufacturer or authorized distributors?
All ADM1185ARMZ-1REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1185ARMZ-1REEL7 meets industry standards.
7.What is the process for return or replacement of ADM1185ARMZ-1REEL7?
All ADM1185ARMZ-1REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM1185ARMZ-1REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1185ARMZ-1REEL7 part is unused and in its original packaging.
Return procedure for ADM1185ARMZ-1REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1185ARMZ-1REEL7 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

