Analog Devices Inc. ADM1232ARN
- Part No.:
- ADM1232ARN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADM1232ARN.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,533
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1232ARN from Analog Devices is a 5 V microprocessor supervisory circuit in an 8-lead narrow SOIC (R-8) package, featuring adjustable voltage monitoring (4.5 V or 4.75 V trip), programmable strobe timeout (150/600/1200 ms), push-button reset with 20 ms debounce, open-drain RESET and active-high RESET outputs, and operation from −40°C to +85°C. It monitors supply voltage integrity, detects microprocessor lockup via STROBE activity, and supports manual reset in embedded control systems.
For engineers reviewing the ADM1232ARN datasheet, ADM1232ARN pinout, ADM1232ARN application, or ADM1232ARN equivalent, key selection criteria include VCC trip point tolerance (5% or 10%), STROBE timeout configuration via TD pin, dual-reset output topology (push-pull RESET and open-drain RESET), thermal resistance (θJA = 153°C/W), and RoHS-compliant R-8 packaging for space-constrained industrial controllers.
Technical Context
The ADM1232ARN integrates three core supervision functions: precision VCC threshold detection with selectable 5% (4.75 V) or 10% (4.5 V) tolerance via TOLERANCE pin; watchdog-style STROBE monitoring with timeout periods set by TD voltage level (0 V, floating, or VCC); and debounced PB RESET input requiring ≥20 ms low pulse for guaranteed reset assertion. All functions operate without external components.
Its dual-reset architecture provides both active-high RESET (sourcing/sinking up to ±10 mA) and open-drain RESET (requiring external pull-up), enabling flexible interface with diverse microprocessor reset inputs. The device asserts RESET on VCC drop below trip point (50 μs delay), power-up, PB RESET activation, or STROBE timeout - with RESET remaining valid down to VCC = 2.0 V during brownout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Trip Point | 4.5 V (10% tolerance, TOLERANCE = VCC) or 4.75 V (5% tolerance, TOLERANCE = GND) - sets precise supply fault detection threshold |
| STROBE Timeout | 150 ms (TD = 0 V), 600 ms (TD = floating), or 1200 ms (TD = VCC) - configures watchdog window for microprocessor activity monitoring |
| PB RESET Pulse Width | ≥20 ms required for guaranteed reset - ensures immunity to switch bounce and noise in manual reset circuits |
| RESET Output Drive | ±10 mA sink/source capability - supports direct drive of microprocessor reset pins without buffering |
| RESET Output Type | Open-drain MOSFET - requires external pull-up but enables wired-OR reset bus configurations |
| Operating Temperature | −40°C to +85°C - qualified for industrial and automotive under-hood environments |
| Supply Current | 20–50 μA (CMOS-level inputs) - enables ultra-low-power supervision in battery-backed systems |
Pinout & Package
ADM1232ARN is housed in an 8-lead narrow SOIC (R-8) package per JEDEC MS-012-AA, with 1.27 mm lead pitch, 5.00 mm × 3.96 mm body size, and θJA = 153°C/W. Pin 1 is marked by a beveled corner; all NC pins are unconnected and must remain floating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | PB RESET | Debounced active-low manual reset input; ≥20 ms low pulse guarantees system reset |
| 2 | TD | Time delay select input; sets STROBE timeout period (0 V = 150 ms, floating = 600 ms, VCC = 1200 ms) |
| 3 | TOLERANCE | Voltage tolerance selector; GND = 5% (4.75 V trip), VCC = 10% (4.5 V trip) |
| 4 | GND | Ground reference for all internal circuitry and I/O pins |
| 5 | RESET | Active-high push-pull reset output; sources/sinks up to ±10 mA; remains valid down to VCC = 2.0 V |
| 6 | RESET | Active-low open-drain reset output; requires external pull-up; enables reset bus sharing |
| 7 | STROBE | Watchdog input; high-to-low transitions must occur within TD-set timeout window to prevent reset |
| 8 | VCC | +5 V power supply input; monitored for undervoltage and used as reference for TOLERANCE and TD logic levels |
Key Features
| Feature | Design Value |
|---|---|
| No external components required | Full supervision functionality - voltage monitor, watchdog, and manual reset - implemented monolithically without capacitors or resistors |
| Selectable VCC trip point | Hardware-configurable 4.5 V or 4.75 V threshold via single TOLERANCE pin connection, eliminating firmware or resistor network dependency |
| Three-strobe timeout options | TD pin voltage (0 V / floating / VCC) selects 150 ms, 600 ms, or 1200 ms watchdog window - supports diverse processor instruction cycle times |
| Dual-reset output topology | Simultaneous active-high push-pull RESET and active-low open-drain RESET enables compatibility with legacy and modern MCU reset architectures |
| Guaranteed reset during brownout | RESET remains asserted until VCC rises above trip point and stays active down to VCC = 2.0 V, ensuring reliable reset through power collapse |
Applications
| Industrial PLC Controllers | Automotive Body Control Modules |
|---|---|
|
Use Scenario: Monitoring 5 V supply and CPU activity in programmable logic controllers deployed in factory automation cabinets with wide ambient temperature swings. IC Role / Device Role / Timing Role: Supervisory circuit providing VCC undervoltage detection, hardware watchdog timeout, and manual reset for ARM Cortex-M7-based controller. Use Value: Prevents erratic operation during line transients by asserting RESET within 50 μs of VCC drop below 4.75 V and maintaining reset state until stable power resumes. |
Use Scenario: Ensuring safe startup and runtime supervision of microcontrollers managing door locks, lighting, and HVAC in passenger vehicles. IC Role / Device Role / Timing Role: System supervisor detecting 5 V rail faults and CPU hang conditions via STROBE signal from CAN-connected MCU. Use Value: Configured with TD = floating for 600 ms watchdog window - matches typical CAN message cycle time while tolerating brief bus arbitration delays. |
| Medical Infusion Pumps | Point-of-Sale Terminals |
|
Use Scenario: Providing fail-safe reset in battery-powered infusion pumps where continuous motor control depends on uninterrupted MCU operation. IC Role / Device Role / Timing Role: Dual-output supervisor delivering active-high RESET to MCU and open-drain RESET to safety-critical motor driver IC. Use Value: Open-drain RESET allows shared reset bus with motor driver; PB RESET enables clinician-initiated recalibration without power cycling. |
Use Scenario: Securing reliable boot sequence in retail terminals exposed to frequent AC power interruptions and ESD events. IC Role / Device Role / Timing Role: Voltage monitor and watchdog enforcing clean reset on 5 V rail sag and software lockup during payment processing. Use Value: 20 ms PB RESET debounce eliminates false triggers from momentary power glitches; 4.5 V trip point accommodates aging AC adapters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1232ESA+ | Pin-compatible but uses different STROBE timeout mapping: TD = GND = 150 ms, TD = VCC = 600 ms, TD = floating = 1200 ms - inverted vs. ADM1232ARN | Requires PCB-level TD routing revision to maintain same timeout behavior; identical VCC trip options and temperature range | Select when legacy MAXIM design reuse is prioritized over Analog Devices' TD voltage convention |
| DS1232LPN+ | Same pinout and functional blocks, but only supports fixed 150 ms STROBE timeout and lacks TD pin flexibility; VCC trip fixed at 4.63 V (±2.5%) | Suitable for cost-sensitive designs where variable watchdog timing is unnecessary; no TD pin routing needed | Choose for simplified BOM where 150 ms watchdog suffices and tighter VCC trip tolerance is acceptable |
Compared with MAX1232ESA+ and DS1232LPN+, the ADM1232ARN offers configurable STROBE timeout via TD voltage level - enabling precise alignment with processor instruction cycles - while maintaining identical pinout and dual-reset output structure for drop-in replacement in most existing layouts.
Availability
ADM1232ARN is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive body control modules, medical infusion pumps, and point-of-sale terminals requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ADM1232ARN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial automation, and communications systems.
The ADM1232 belongs to Analog Devices' microprocessor supervisory product line, designed specifically to provide robust, component-free power-on reset, supply voltage monitoring, and watchdog functionality for resource-constrained embedded systems operating in harsh environments.
FAQ
What is the exact VCC trip voltage for ADM1232ARN when TOLERANCE is tied to GND?
The ADM1232ARN asserts RESET when VCC falls below 4.75 V (5% tolerance) when TOLERANCE is connected to GND. This value is specified in Table 1 of the Rev. C datasheet with min/typ/max of 4.62 V to 4.74 V at TA = −40°C to +85°C. The ADM1232ARN maintains this trip point across its full operating temperature range without calibration.
How does the TD pin configure the STROBE timeout period on ADM1232ARN?
The TD pin on ADM1232ARN selects the STROBE timeout period by voltage level: 0 V sets 150 ms (min 62.5 ms), floating sets 600 ms (min 250 ms), and VCC sets 1200 ms (min 500 ms). These values are confirmed in Table 1 and Figure 8 of the Rev. C datasheet. The ADM1232ARN uses internal comparators to detect TD state, requiring no external biasing.
Can ADM1232ARN drive a microcontroller reset pin directly without external components?
Yes, ADM1232ARN can drive most microcontroller reset pins directly: the active-high RESET output sources/sinks up to ±10 mA and operates from 4.5 V to 5.5 V, while the open-drain RESET output requires only a single external pull-up resistor (typically 10 kΩ to VCC). No additional capacitors, diodes, or level shifters are needed for standard 5 V MCU interfaces.
What is the maximum allowable VCC rise/fall time for reliable ADM1232ARN operation?
The ADM1232ARN guarantees correct reset assertion for VCC fall times as fast as 10 μs and rise times down to 0 μs (i.e., step-function transitions), per Absolute Maximum Ratings and Figure 9 in the Rev. C datasheet. Its internal bandgap reference and comparator design ensure immunity to typical power supply slew rates encountered in DC-DC converter outputs.
Is ADM1232ARN RoHS compliant and what is its lead finish?
Yes, ADM1232ARN is RoHS compliant (indicated by the "Z" suffix per Ordering Guide), with lead finish of matte tin (Sn) over nickel (Ni) underplate on its R-8 package. This meets JEDEC J-STD-609A Class 1 requirements and supports lead-free reflow soldering profiles up to 260°C peak temperature.
ADM1232ARN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 250ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
ADM1232ARN FAQ
1.How can I place an order for ADM1232ARN through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1232ARN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1232ARN reliable?
The price and inventory of ADM1232ARN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1232ARN is usually 5 days.
3.What payment methods are accepted for ADM1232ARN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1232ARN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1232ARN?
ADM1232ARN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1232ARN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1232ARN?
For technical support, including ADM1232ARN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1232ARN requirements.
6.How does Aetrix verify that ADM1232ARN is sourced from the original manufacturer or authorized distributors?
All ADM1232ARN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1232ARN meets industry standards.
7.What is the process for return or replacement of ADM1232ARN?
All ADM1232ARN units undergo pre-shipment inspection (PSI). If there is an issue with ADM1232ARN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1232ARN part is unused and in its original packaging.
Return procedure for ADM1232ARN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1232ARN Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

