Analog Devices Inc. ADM1260ACPZ
- Part No.:
- ADM1260ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 40-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADM1260ACPZ.pdf
- Description:
- IC SUPERVISOR 10 CHANNEL 40LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,827
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1260ACPZ from Analog Devices is a configurable supervisory and sequencing IC for multivoltage systems, integrating 10 supply fault detectors (<1.0% accuracy across temperature), a 12-bit SAR ADC, six 8-bit DACs for closed-loop voltage margining, and a state-machine-based sequencing engine supporting up to 61 states. It enables precise power-up/down sequencing and fault handling in server line cards and FPGA/DSP power domains.
For engineers reviewing the ADM1260ACPZ datasheet, ADM1260ACPZ pinout, ADM1260ACPZ application, or ADM1260ACPZ equivalent, key selection considerations include interchip bus (ICB) scalability to 4 devices, nonvolatile black box fault recording (16-event depth), programmable driver outputs with HV charge-pump capability (up to 14 V), and SMBus-configurable sequencing logic.
Technical Context
The ADM1260ACPZ implements a deterministic state-machine sequencing engine (SE) with conditional transitions triggered by input events (e.g., supply OK, fault, timeout), enabling complex power-up/down and fault-response sequences without host intervention. Its ICB interface supports daisy-chained arbitration among up to four devices, synchronizing sequencing across multiple rails while maintaining independent configuration storage in on-chip EEPROM.
Supervision combines analog comparators with selectable input attenuators (for VH: 6–14.4 V; VPx: 1.25–6.0 V; VXx: 0.573–1.375 V) and digital glitch filtering (100 μs max). Margining uses six DACs (0.300–1.552 V output range) to adjust dc-dc converter feedback nodes, with ADC readback (12-bit, 0.44 ms/conversion) closing the loop for in-circuit testing or dynamic voltage control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VH Input Range | 3.0 V to 14.4 V - powers device and enables high-voltage supply supervision with two selectable attenuation ranges |
| VPx Input Range | 3.0 V to 6.0 V - supplies device and supports mid/low-range supervision of up to four low-voltage rails |
| ADC Resolution | 12-bit - provides 0.44 ms per-channel conversion for accurate real-time voltage readback of all supervised rails |
| DAC Resolution | 8-bit - delivers six independent voltage outputs (0.300–1.552 V) for closed-loop margining of dc-dc converters |
| Sequencing Engine States | 61 - enables highly granular, event-driven control of PDO outputs for custom power sequencing logic |
| Fault Recording Depth | 16-event nonvolatile black box - stores timestamped fault conditions in EEPROM without external power |
| ICB Scalability | Up to 4 devices - allows coordinated sequencing of up to 40 supplies via daisy-chained interchip bus |
Pinout & Package
ADM1260ACPZ is housed in a 40-lead, 6 mm × 6 mm LFCSP package with exposed pad (NC, recommended soldered for mechanical stability). Power is derived internally from the highest active VPx or VH rail, regulated to VDDCAP (4.75 V typical).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VX1–VX5 | High-impedance dual-function inputs | Support ultralow-threshold fault detection (0.573–1.375 V) or general-purpose logic inputs |
| VP1–VP4 | Low-voltage supply inputs | Enable mid/low-range supervision (1.25–6.0 V) using programmable attenuators |
| VH | High-voltage supply input | Supports 6.0–14.4 V supervision and powers device when VPx rails are insufficient |
| PDO1–PDO6 | Programmable driver outputs | Charge-pumped HV mode (up to 14 V) for driving N-FET gates; also support LV push-pull/open-collector |
| PDO7–PDO10 | Programmable driver outputs | LV-only operation: open-collector with weak pull-up or push-pull to VDDCAP/VPx |
| REFIN/REFOUT | Reference interface | 2.048 V ±0.25% internal reference; REFIN accepts external reference for improved ADC performance |
| SDA/SCL | SMBus interface | 2-wire bus for configuration download, register access, and real-time monitoring at 400 kHz |
| CDA/CCL | Interchip bus interface | Daisy-chain capable ICB interface for synchronized multi-device sequencing and fault reporting |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile fault recording | 16-event black box stores fault timestamps and conditions in EEPROM without external power |
| Interchip bus (ICB) | Enables transparent coordination of up to 4 ADM1260ACPZ devices as a single virtual sequencer |
| Closed-loop margining | Integrates 12-bit ADC + six 8-bit DACs to dynamically adjust and verify supply voltages during production test or runtime |
| Configurable output drivers | 10 PDOs support mixed-mode operation: HV FET gate drive (PDO1–PDO6), LV logic enable (PDO7–PDO10) |
| Supply arbitration | Automatic selection of highest valid VPx or VH rail to power VDDCAP, ensuring operation down to 3.0 V with ~0.2 V dropout |
Applications
| Server Power Sequencing | FPGA/DSP Supply Control |
|---|---|
Use Scenario: Coordinating power-up order and timing across CPU core, I/O, memory, and auxiliary rails in 1U/2U rack servers. IC Role / Device Role / Timing Role: Central sequencing engine enforcing strict voltage ramp timing, fault-dependent hold states, and brownout recovery sequences. Use Value: Prevents latch-up and damage during startup by ensuring VCCINT powers before VCCIO and VCCAUX, with real-time ADC verification. | Use Scenario: Managing multiple voltage domains (e.g., 0.85 V core, 1.2 V transceiver, 2.5 V I/O) for Xilinx Kintex or Intel Stratix FPGAs. IC Role / Device Role / Timing Role: Supervising rail health and executing programmable sequencing states based on FPGA INIT_B and DONE signals. Use Value: Guarantees correct power sequencing per FPGA vendor spec, with fault-triggered reset assertion and black-box logging for debug. |
| Multivoltage Line Cards | In-Circuit Voltage Margining |
Use Scenario: Power management for telecom line cards with mixed ASIC, PHY, and optical module supplies (e.g., 1.8 V, 3.3 V, 5 V, 12 V). IC Role / Device Role / Timing Role: Fault detector and sequencer for hot-swap insertion, island power control, and ICB-synchronized shutdown across redundant cards. Use Value: Enables safe hot-swap via VPx/VH arbitration and ICB-fault propagation, eliminating manual sequencing scripts. | Use Scenario: Production-line functional test where supplies must be adjusted ±5% to validate board robustness under marginal conditions. IC Role / Device Role / Timing Role: Closed-loop margining controller using DACs to trim dc-dc feedback nodes and ADC to verify actual rail voltage. Use Value: Reduces test time by eliminating external margining hardware; achieves <1.0% accuracy across −40°C to +85°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory and sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1266ACPZ | Higher integration: adds 16 GPIOs, enhanced ICB with priority arbitration, and extended EEPROM (2 kB vs. 1 kB) | Targeted at larger systems requiring more flexible I/O and deeper fault history retention | Select ADM1266ACPZ when scaling beyond 4-device ICB clusters or needing >16-event black box storage |
| TPS659122ZQWR | TI PMIC with integrated buck/boost regulators; lacks ICB, black box, and closed-loop margining DACs/ADC | Best suited for SoC power domains where regulation and sequencing are co-located | Choose TPS659122ZQWR only if system-level integration (regulation + sequencing) outweighs need for standalone supervisory precision and fault diagnostics |
Compared with ADM1266ACPZ, ADM1260ACPZ offers identical sequencing architecture and ICB compatibility but trades expanded GPIO and EEPROM for lower cost and smaller footprint; versus TPS659122ZQWR, ADM1260ACPZ delivers superior fault visibility, nonvolatile diagnostics, and dedicated margining capability-critical for high-reliability infrastructure.
Availability
ADM1260ACPZ is available at Aetrix Electronics and suitable for server/routers, DSP/FPGA supply sequencing, multivoltage line cards, central office systems, and in-circuit voltage margining applications requiring stable component supply and long-term lifecycle support.
Supply support for ADM1260ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADM1260ACPZ belongs to Analog Devices' Super Sequencer® family, designed specifically for high-reliability, multirail power management in datacenter, telecom, and industrial infrastructure where deterministic sequencing, fault diagnostics, and voltage margining are critical.
FAQ
What is the primary function of the ADM1260ACPZ in a power system?
The ADM1260ACPZ serves as a configurable supervisory and sequencing controller that monitors up to 10 voltage rails, executes programmable power-up/down sequences via its 61-state sequencing engine, records faults in nonvolatile EEPROM, and performs closed-loop voltage margining using integrated 12-bit ADC and six 8-bit DACs. Its role is to ensure reliable, repeatable, and diagnosable power delivery in complex multivoltage systems like servers and FPGA platforms.
How does the ADM1260ACPZ achieve power redundancy and supply arbitration?
The ADM1260ACPZ achieves power redundancy by deriving its internal VDDCAP supply from the highest active voltage among VP1–VP4 or VH pins-automatically selecting the best available rail with ~0.2 V dropout. This arbitration ensures continuous operation even if one supply fails, and eliminates dependency on a single dedicated bias rail. The ADM1260ACPZ remains functional as long as at least one VPx or VH input is ≥3.0 V.
Can the ADM1260ACPZ drive external N-channel MOSFETs directly, and which pins support this?
Yes, the ADM1260ACPZ can directly drive external N-channel MOSFET gates using its charge-pumped high-voltage driver outputs. Pins PDO1 through PDO6 support HV mode, delivering up to 14 V (at 0 μA load) and sustaining ≥10.5 V at 1 μA sink current. These outputs eliminate the need for external level-shifters or gate drivers in high-side switch configurations for rail enable or hot-swap control.
What interfaces does the ADM1260ACPZ use for configuration and inter-device communication?
The ADM1260ACPZ uses two distinct interfaces: an SMBus (2-wire) interface (SDA/SCL pins) for configuration download, register access, and real-time monitoring; and a dedicated interchip bus (ICB) interface (CDA/CCL pins) for daisy-chained synchronization among up to four ADM1260ACPZ devices. ICB handles event propagation, fault sharing, and coordinated sequencing without host involvement, while SMBus retains full configurability per device.
Does the ADM1260ACPZ support voltage margining, and how is it implemented?
Yes, the ADM1260ACPZ supports both open-loop and closed-loop voltage margining. It implements closed-loop margining using six 8-bit DACs (0.300–1.552 V output) to inject precise offsets into dc-dc converter feedback nodes, combined with its 12-bit ADC to measure actual rail voltage. This enables automated in-circuit testing at ±5% margins or dynamic voltage tuning during operation-all without external components beyond standard decoupling capacitors.
ADM1260ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 10
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP-WQ (6x6)
ADM1260ACPZ FAQ
1.How can I place an order for ADM1260ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1260ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1260ACPZ reliable?
The price and inventory of ADM1260ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1260ACPZ is usually 5 days.
3.What payment methods are accepted for ADM1260ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1260ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1260ACPZ?
ADM1260ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1260ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1260ACPZ?
For technical support, including ADM1260ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1260ACPZ requirements.
6.How does Aetrix verify that ADM1260ACPZ is sourced from the original manufacturer or authorized distributors?
All ADM1260ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1260ACPZ meets industry standards.
7.What is the process for return or replacement of ADM1260ACPZ?
All ADM1260ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1260ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1260ACPZ part is unused and in its original packaging.
Return procedure for ADM1260ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1260ACPZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

