Analog Devices Inc. ADM1260ACPZ-RL7
- Part No.:
- ADM1260ACPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 40-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADM1260ACPZ-RL7.pdf
- Description:
- IC SUPERVISOR 10 CHANNEL 40LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,173
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1260ACPZ-RL7 from Analog Devices is a configurable supervisory and sequencing IC for multirail power systems, integrating 10 supply fault detectors (<1.0% accuracy across temperature), a 12-bit SAR ADC, six 8-bit DACs for closed-loop voltage margining, and a state-machine-based sequencing engine supporting up to 61 states. It enables precise control of power-up/down sequences in DSP/FPGA supply rails.
For engineers reviewing the ADM1260ACPZ-RL7 datasheet, ADM1260ACPZ-RL7 pinout, ADM1260ACPZ-RL7 application, or ADM1260ACPZ-RL7 equivalent, key selection criteria include interchip bus (ICB) scalability to 40 supplies, nonvolatile black box fault recording (16-event depth), charge-pumped high-voltage PDO outputs (up to 14 V), and SMBus programmability with ADI Power Studio™.
Technical Context
The ADM1260ACPZ-RL7 implements a deterministic sequencing engine (SE) with conditional state transitions triggered by input events (e.g., supply OK, fault, timeout), enabling complex board-level sequencing including power-up, power-down, and fault recovery paths. Its SE supports watchdog integration and SMBus-triggered software-controlled jumps.
It features dual-mode programmable driver outputs (PDOs): six support internally charge-pumped HV drive (up to 14 V, 20 μA avg) for N-FET gate control, while all ten support LV logic-level outputs (push-pull, open-collector, or weak pull-up to VPx/VDDCAP). The ICB interface allows daisy-chained coordination of up to four ADM1260 devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | VH: 3.0–14.4 V; VP1–VP4: 3.0–6.0 V - powers device via internal arbitration and enables supervision of high/low-voltage rails |
| Fault Detection Accuracy | ±1.0% across −40°C to +85°C - ensures reliable undervoltage/overvoltage detection without recalibration |
| ADC Resolution | 12-bit SAR with 0.573–1.375 V input range - provides precise readback of all supervised voltages (VH, VPx, VXx) |
| DAC Outputs | Six 8-bit DACs, 0.300–1.552 V output range - enables closed-loop margining of dc-dc converter feedback nodes |
| Sequencing Engine States | 61 programmable states - supports complex conditional sequencing logic (e.g., wait-for-rail, fault-handling, interrupt generation) |
| Nonvolatile Fault Log | 16-event black box EEPROM - stores timestamped fault records (e.g., UVLO, OVLO, sequencing timeout) without external power |
| Interchip Bus (ICB) | Supports up to 4-device daisy chain - synchronizes sequencing across multiple ADM1260s for systems requiring >10 supply rails |
Pinout & Package
ADM1260ACPZ-RL7 is housed in a 40-lead, 6 mm × 6 mm LFCSP package with exposed pad (NC, recommended soldered for mechanical stability). Pin functions are validated per Analog Devices' Rev. 0 datasheet Figure 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VX1–VX5 | High-impedance dual-function inputs | Configurable as supply fault detectors (0.573–1.375 V threshold) or general-purpose logic inputs |
| VP1–VP4, VH | Supervised supply inputs | Enable fault detection across 3 ranges (ultralow/mid/high) via selectable attenuators; also power source for VDDCAP |
| DAC1–DAC6 | Voltage output DAC terminals | Provide trim/feedback adjustment for 6 dc-dc converters; default high-Z at power-up |
| PDO1–PDO10 | Programmable driver outputs | PDO1–PDO6: charge-pumped HV mode (≤14 V) for N-FET gates; all PDOx: LV logic modes (push-pull/open-collector) |
| SDA/SCL, CDA/CCL | SMBus and ICB interfaces | Bidirectional open-drain buses requiring external pull-ups; enable configuration, monitoring, and multidevice coordination |
| VDDCAP | Regulated on-chip supply | 4.75 V LDO output (2.7–5.4 V range); requires ≥10 μF decoupling capacitor for stability and brownout hold-up |
Key Features
| Feature | Design Value |
|---|---|
| Interchip Bus (ICB) scalability | Enables synchronized sequencing across up to 4 ADM1260 devices, supporting systems with up to 40 total supply rails |
| Closed-loop voltage margining | Integrates 12-bit ADC and six 8-bit DACs to dynamically adjust dc-dc outputs during production test or runtime without external components |
| Nonvolatile fault recording | 16-event black box EEPROM logs faults (e.g., UVLO, OVLO, sequencing timeout) with no external power required for write |
| Charge-pumped high-voltage drivers | PDO1–PDO6 deliver up to 14 V at 20 μA avg current, eliminating need for external level shifters when driving N-FET gates |
| Configurable sequencing engine | 61-state state machine supports conditional branching, watchdog integration, and SMBus-triggered reconfiguration |
Applications
| Central Office Systems | Servers/Routers |
|---|---|
Use Scenario: Monitoring and sequencing of multiple distributed power rails in carrier-grade telecom line cards with hot-swap capability. IC Role / Device Role / Timing Role: Central supervisory sequencer coordinating up to 40 supplies across redundant power modules using ICB daisy chain. Use Value: Ensures strict power-up order and fault isolation across AC/DC and DC/DC stages, preventing latch-up during field upgrades. | Use Scenario: Managing power sequencing for CPU, memory, and I/O rails in high-density server motherboards with multi-phase VRMs. IC Role / Device Role / Timing Role: Primary sequencing controller enforcing staggered ramp-up of 12 V, 5 V, 3.3 V, 1.8 V, and 1.2 V rails with real-time margining verification. Use Value: Eliminates manual timing adjustments via 61-state SE and closed-loop DAC/ADC margining, reducing qualification time by >30%. |
| DSP/FPGA Line Cards | In-Circuit Supply Testing |
Use Scenario: Sequencing core, I/O, and auxiliary supplies for Xilinx Kintex or Intel Stratix FPGAs with dynamic voltage scaling requirements. IC Role / Device Role / Timing Role: Configurable sequencer implementing rail-specific delays, voltage thresholds, and fault recovery actions via SMBus updates. Use Value: Supports FPGA configuration voltage sequencing (e.g., VCCINT before VCCAUX) and real-time margining during JTAG boundary scan. | Use Scenario: Automated functional test of power delivery networks during PCB assembly, verifying operation at ±5% voltage margins. IC Role / Device Role / Timing Role: Margining controller applying DAC-trimmed offsets to dc-dc feedback nodes while reading back actual rail voltages via ADC. Use Value: Enables pass/fail validation of supply regulation under worst-case load transients without external instrumentation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power sequencing and supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1266ACPZ-RL7 | Enhanced version with 12 supply supervisors, 16-channel ADC, and extended ICB addressing; same 40-lead LFCSP package | Required for systems needing >10 monitored rails or higher-resolution ADC readback (16-bit vs. 12-bit) | Select ADM1266ACPZ-RL7 when expanding beyond 10-supply supervision or requiring finer ADC resolution for precision margining |
| TPS65400PAPR | TI PMIC with integrated buck controllers; lacks ICB, black box logging, and charge-pumped HV drivers | Targeted at cost-sensitive, single-board applications where integrated regulation replaces discrete dc-dc converters | Choose TPS65400PAPR only if system-level integration (buck + sequencing) is prioritized over multiboard coordination and fault forensics |
Compared with ADM1260ACPZ-RL7, ADM1266ACPZ-RL7 extends supervision capacity and ADC resolution while maintaining pin compatibility and ICB functionality, whereas TPS65400PAPR trades advanced sequencing features for integrated power conversion-making it suitable only for simpler, self-contained power domains.
Availability
ADM1260ACPZ-RL7 is available at Aetrix Electronics and suitable for central office systems, servers/routers, and multivoltage line cards requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial and telecom deployments.
Supply support for ADM1260ACPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision measurement and power management.
The ADM1260ACPZ-RL7 belongs to Analog Devices' Super Sequencer® product line, engineered specifically for robust, scalable power sequencing and fault-aware supervision in mission-critical multirail infrastructure equipment.
FAQ
What is the primary function of the ADM1260ACPZ-RL7 in a power system?
The ADM1260ACPZ-RL7 serves as a configurable supervisory sequencer that monitors up to 10 voltage rails, enforces precise power-up/down sequences via its 61-state sequencing engine, and provides closed-loop voltage margining using six integrated 8-bit DACs and a 12-bit ADC. It is designed to replace discrete supervisor + sequencer + margining circuitry in complex multirail systems like servers and telecom line cards.
How does the interchip bus (ICB) enhance system scalability with the ADM1260ACPZ-RL7?
The ICB interface allows up to four ADM1260ACPZ-RL7 devices to be daisy-chained, enabling coordinated sequencing across up to 40 supply rails and supervision of up to 37 rails. This eliminates manual timing synchronization between boards and lets ADI Power Studio™ present the network as a single virtual sequencer-critical for large-scale infrastructure where rail count exceeds single-device limits.
Can the ADM1260ACPZ-RL7 drive N-channel MOSFETs directly, and if so, how?
Yes, the ADM1260ACPZ-RL7 can directly drive N-channel MOSFET gates using PDO1 through PDO6 in charge-pumped high-voltage mode, delivering up to 14 V at 20 μA average current. This eliminates external level shifters or gate drivers in high-side switch configurations, simplifying layout and improving reliability in supply enable paths for 12 V or 5 V rails.
What type of nonvolatile memory does the ADM1260ACPZ-RL7 use for fault recording, and what data does it store?
The ADM1260ACPZ-RL7 uses on-chip EEPROM to implement a 16-event nonvolatile black box fault recorder. Each record stores timestamped event data-including fault type (e.g., UVLO on VP2), triggering condition, sequencing engine state, and input status-at the moment of occurrence, even during brownout conditions where external power is lost.
Is the ADM1260ACPZ-RL7 compatible with standard SMBus protocols, and what configuration capabilities does this enable?
Yes, the ADM1260ACPZ-RL7 implements a full SMBus 2.0-compatible interface (400 kHz max clock) for register read/write, EEPROM programming, and real-time monitoring. This enables complete configuration-including sequencing state tables, fault thresholds, DAC outputs, and ICB settings-via ADI Power Studio™ GUI or custom host firmware without requiring dedicated programmers or JTAG interfaces.
ADM1260ACPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 10
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP-WQ (6x6)
ADM1260ACPZ-RL7 FAQ
1.How can I place an order for ADM1260ACPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1260ACPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1260ACPZ-RL7 reliable?
The price and inventory of ADM1260ACPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1260ACPZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADM1260ACPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1260ACPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1260ACPZ-RL7?
ADM1260ACPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1260ACPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1260ACPZ-RL7?
For technical support, including ADM1260ACPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1260ACPZ-RL7 requirements.
6.How does Aetrix verify that ADM1260ACPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADM1260ACPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1260ACPZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADM1260ACPZ-RL7?
All ADM1260ACPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM1260ACPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1260ACPZ-RL7 part is unused and in its original packaging.
Return procedure for ADM1260ACPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1260ACPZ-RL7 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

