Analog Devices Inc. ADM1266ACPZ
- Part No.:
- ADM1266ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 64-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADM1266ACPZ.pdf
- Description:
- IC SUPERVISOR 17 CHANNEL 64LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,348
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM1266ACPZ from Analog Devices is a cascable, PMBus-compliant super sequencer IC with integrated 12-bit ADC, nine 8-bit DACs, 17 supply fault detectors, 16 PDIOs, and 9 GPIOs. It performs autonomous power-up/down sequencing, voltage margining, and black-box nonvolatile fault recording for up to 17 supplies in communications infrastructure and industrial test systems.
For engineers reviewing the ADM1266ACPZ datasheet, ADM1266ACPZ pinout, ADM1266ACPZ application, or ADM1266ACPZ equivalent, this page delivers verified technical context, real-world sequencing constraints, margining resolution (2.376 mV LSB), fault detection accuracy (±0.62% at 2.656 V), and cascading architecture for multi-device synchronization via interdevice bus.
Technical Context
The ADM1266ACPZ integrates an Arm® Cortex-M3 microcontroller as its logical core, executing programmable state-machine sequencing logic across up to 17 supply rails using 17 dedicated SFD inputs, 16 PDIOs, and 9 GPIOs. Its supply arbitration selects power from the higher of VH1 or VH2 (3.0–15.0 V), enabling operation during rail transitions without external LDOs.
It implements closed-loop voltage margining via nine buffered 8-bit DAC outputs (0.2–1.55 V range, 2.376 mV step) connected to dc-dc converter feedback nodes, while black-box EEPROM records timestamped fault events-including voltage, time, and state-with 10,000-cycle endurance and 10-year data retention at 85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | VH1–VH4: 0–15 V; VP1–VP13: 0–5 V - supports direct monitoring of high- and low-voltage rails without external dividers |
| ADC Resolution & Accuracy | 12-bit single-ended; ±0.62% at 2.656 V - enables precise real-time voltage readback for closed-loop supervision |
| DAC Output Range | 0.2 V to 1.55 V center-point selectable; 2.376 mV LSB - provides fine-grained margining control for dc-dc trim nodes |
| Fault Detection Channels | 17 SFDs (4 VHx + 13 VPx); programmable UV/OV thresholds with 2–100 µs glitch filter - suppresses false triggers from supply bounce |
| Sequencing Architecture | Cascadable via 2-wire interdevice bus; up to 16 devices synchronized - scales to 257-supply systems without host intervention |
| PMBus Compliance | Full PMBus v1.3 support including Group Command Protocol, SET_RTC, and packet error checking - enables integration into standard power management firmware stacks |
| Nonvolatile Fault Log | EEPROM black box with UNIX timestamping; 10,000 write cycles, 10-year retention at 85°C - captures root-cause data during unattended field failures |
Pinout & Package
ADM1266ACPZ is housed in a 9 mm × 9 mm, 64-lead LFCSP package (CP-64-23) with exposed thermal pad soldered to PCB ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1–VH4 | High-voltage supply fault detector inputs | Monitor rails up to 15 V; VH1/VH2 power arbitration source - device remains operational if one rail fails |
| VP1–VP13 | Low-voltage supply fault detector inputs | Monitor rails up to 5 V; support differential sensing (VP1/VP2, VP3/VP4, etc.) for noise-immune margining reference |
| DAC1–DAC9 | Voltage output digital-to-analog converters | Drive dc-dc feedback nodes directly; 8-bit resolution, 2.376 mV step size - enables ±3% margining with <10 mV error |
| PDIO1–PDIO16 | Programmable driver I/Os | Configurable as open-drain outputs (20 mA sink) or inputs; internal 20 kΩ pull-down - control enable pins, reset signals, or power-good latches |
| GPIO1–GPIO9 | General-purpose I/Os | High-impedance at startup; 4 mA drive strength - interface with FPGA configuration logic, status LEDs, or interlock signals |
| ID_SDA / ID_SCL | Interdevice bus (IDB) interface | 1 MHz bidirectional open-drain bus - synchronizes sequencing states and fault logs across up to 16 ADM1266 devices |
| SCL / SDA | PMBus interface | 400 kHz I²C-compatible bus with packet error checking - allows host MCU or BMC to configure, monitor, and trigger margining sweeps |
| REFOUT / REFGND | Internal 2.02 V reference output | Stable 2.020 V ±0.0125 V reference; requires 2.2 µF decoupling - used for DAC calibration and ADC reference integrity |
Key Features
| Feature | Design Value |
|---|---|
| Arm Cortex-M3 sequencer engine | Runs user-defined state machines with parallel action execution - eliminates need for external microcontroller in complex power sequencing |
| Black-box EEPROM fault recorder | Automatically logs voltage, timestamp, and fault type on UV/OV event - enables post-failure analysis without host logging infrastructure |
| Supply arbitration (VH1/VH2) | OR-ing of two independent LDO paths with 90 mV hysteresis - ensures uninterrupted operation during hot-swap or brownout of primary rail |
| Differential VPx sensing | Supports VP1–VP12 in odd/even pairs (e.g., VP1/VP2) for ratiometric measurement - rejects common-mode noise on shared power planes |
| Main + backup memory | Dual configuration storage with CRC validation - prevents boot failure due to corrupted firmware or settings after power loss |
| Password-protected PMBus access | Three-tier security (unlock, lock, change password) - prevents unauthorized reconfiguration in deployed systems |
Applications
| Telecom Base Station Power Management | Industrial PLC Power Sequencing |
|---|---|
Use Scenario: Sequencing 12+ isolated DC/DC rails powering FPGAs, RF transceivers, and analog front-ends in 5G macro base stations. IC Role / Device Role / Timing Role: Central supervisory sequencer coordinating power-up order, timing delays, and inter-rail dependencies via PMBus-hosted GUI configuration. Use Value: Eliminates discrete timers and comparators; reduces BOM count by 7+ components while enabling dynamic margining of critical 1.2 V FPGA core rails. |
Use Scenario: Managing power sequencing and fault response across CPU, I/O modules, and isolated communication interfaces in ruggedized PLC controllers. IC Role / Device Role / Timing Role: Autonomous sequencer with black-box fault logging - captures undervoltage events during factory floor power sags without host intervention. Use Value: Reduces mean time to repair (MTTR) by storing timestamped rail voltages before shutdown, enabling root-cause diagnosis of intermittent brownouts. |
| Test Equipment Power Subsystem | Medical Imaging System Power Control |
Use Scenario: Controlling ramp-up/ramp-down of precision analog supplies (±15 V, ±5 V, 3.3 V) in automated test equipment with strict sequencing windows. IC Role / Device Role / Timing Role: High-accuracy sequencer with 12-bit ADC readback and 2.376 mV DAC resolution - verifies supply stability before enabling DUT test sequences. Use Value: Enables closed-loop verification: DAC trims supply → ADC confirms final voltage → sequencer advances state only upon tolerance compliance. |
Use Scenario: Safely sequencing high-reliability power rails for CT scanner detector arrays, where incorrect sequencing risks sensor damage. IC Role / Device Role / Timing Role: Cascaded ADM1266ACPZ network managing >100 rails across modular subsystems with synchronized fault response. Use Value: Interdevice bus ensures all modules halt simultaneously on first detected OV fault - prevents partial power-up that could induce latch-up in sensitive analog front-ends. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power sequencing and margining applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM1262ACPZ | 12-channel sequencer; no DACs; 8-bit ADC; no interdevice bus - lacks margining capability and cascade scalability | Targeted at simpler systems with ≤12 rails and no closed-loop trimming requirement | Select when cost sensitivity outweighs need for autonomous margining and multi-device synchronization |
| TPS65400PAPT | Integrated PMIC with 4 buck converters + 4 LDOs; 6-bit ADC; no sequencer engine or EEPROM logging - fixed-function power delivery, not configurable supervision | Best suited for compact, single-board applications requiring integrated regulation rather than system-level sequencing | Choose only for space-constrained designs where regulation and sequencing must be co-located on one die |
Compared with ADM1262ACPZ and TPS65400PAPT, the ADM1266ACPZ uniquely combines scalable cascading, autonomous DAC-based margining, and nonvolatile fault logging - making it the only option for high-availability, multi-rack systems requiring post-failure diagnostics and adaptive voltage tuning.
Availability
ADM1266ACPZ is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, automated test equipment, and medical imaging systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADM1266ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and communications markets.
The ADM1266ACPZ belongs to Analog Devices' Super Sequencer® family, designed specifically for autonomous, high-channel-count power sequencing and margining in mission-critical infrastructure where reliability, diagnostics, and configurability are mandatory.
FAQ
What is the maximum number of power supplies the ADM1266ACPZ can sequence in a single-device configuration?
The ADM1266ACPZ supports up to 17 independent power supplies using its 4 VHx and 13 VPx supply fault detector inputs. Each input is fully programmable for undervoltage or overvoltage detection with adjustable thresholds and glitch filtering. This capacity is fixed per device and does not require external logic or firmware extensions - all sequencing logic executes autonomously within the integrated Arm Cortex-M3 core.
Does the ADM1266ACPZ support voltage margining, and how is it implemented?
Yes, the ADM1266ACPZ implements voltage margining via nine 8-bit voltage-output DACs (DAC1–DAC9). Each DAC delivers a precise, buffered output from 0.2 V to 1.55 V with 2.376 mV step resolution. These outputs connect directly to the feedback node or reference input of dc-dc converters, enabling closed-loop adjustment of output voltage by ±3% or more - all under full PMBus or GUI control without host processor involvement.
How does the ADM1266ACPZ handle power loss or brownout conditions during sequencing?
During brownout, the ADM1266ACPZ uses its AVDD_CAP reservoir capacitor (≥68 µF recommended) to maintain operation while switching between VH1 and VH2 supplies. If both fail, the capacitor sustains the device long enough to complete a black-box EEPROM fault log write - capturing voltage, timestamp, and fault type before shutdown. This behavior is hardware-automated and requires no host intervention or firmware polling.
Can multiple ADM1266ACPZ devices be synchronized, and what interface is used?
Yes, up to 16 ADM1266ACPZ devices synchronize via a proprietary 2-wire interdevice bus (IDB) using ID_SDA and ID_SCL pins. This bus operates at 1 MHz, supports automatic clock stretching, and enables coordinated state transitions, shared fault logging, and time-stamped event correlation across the entire system - eliminating race conditions in multi-board or multi-rack deployments.
What is the accuracy of the ADM1266ACPZ's ADC when monitoring a 3.3 V supply?
When monitoring a 3.3 V supply on a VPx pin with 16× averaging, the ADM1266ACPZ achieves ±0.79% accuracy (typical) at TJ = 0°C to +85°C. This corresponds to ±26 mV absolute error at 3.3 V. The ADC is 12-bit, single-ended, and internally referenced to the 2.02 V REFOUТ - enabling repeatable, temperature-compensated measurements without external calibration.
ADM1266ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 17
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain, Push-Pull
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-LFCSP (9x9)
ADM1266ACPZ FAQ
1.How can I place an order for ADM1266ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM1266ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM1266ACPZ reliable?
The price and inventory of ADM1266ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM1266ACPZ is usually 5 days.
3.What payment methods are accepted for ADM1266ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM1266ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM1266ACPZ?
ADM1266ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM1266ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM1266ACPZ?
For technical support, including ADM1266ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM1266ACPZ requirements.
6.How does Aetrix verify that ADM1266ACPZ is sourced from the original manufacturer or authorized distributors?
All ADM1266ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM1266ACPZ meets industry standards.
7.What is the process for return or replacement of ADM1266ACPZ?
All ADM1266ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM1266ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM1266ACPZ part is unused and in its original packaging.
Return procedure for ADM1266ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM1266ACPZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

