Analog Devices Inc. ADM12914-1ARQZ-RL7
- Part No.:
- ADM12914-1ARQZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADM12914-1ARQZ-RL7.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,926
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM12914-1ARQZ-RL7 from Analog Devices is a quad UV/OV voltage supervisor IC for precision monitoring of up to four positive or negative supply rails. It delivers ±0.8% threshold accuracy over −40°C to +125°C, features 1 V buffered REF output, open-drain UV/OV reset outputs, and adjustable reset timeout via external capacitor. Used in FPGA core/I/O rail supervision and telecom power integrity systems.
For engineers reviewing the ADM12914-1ARQZ-RL7 datasheet, ADM12914-1ARQZ-RL7 pinout, ADM12914-1ARQZ-RL7 application, or ADM12914-1ARQZ-RL7 equivalent, key selection criteria include latching OV behavior, negative rail supervision capability via SEL-configurable inputs, 62 µA quiescent current, and QSOP-16 package compatibility with high-density server PCB layouts.
Technical Context
The ADM12914-1ARQZ-RL7 implements four independent comparator pairs (VHx/VLx), each referenced to a precision 500 mV internal threshold with ±0.8% accuracy across temperature. Its SEL pin configures VH3/VL3/VH4/VL4 for positive or negative polarity monitoring, enabling dual-rail supervision using a single 1 V REF offset.
It integrates a 6.6 V shunt regulator on VCC for operation above 6 V (with dropper resistor), guarantees UV/OV output assertion down to VCC = 0.9 V, and provides glitch-immune timing with 7.5–10.5 ms programmable timeout via TIMER pin capacitor. The LATCH pin enables manual clearing of latched OV output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| UV/OV Threshold Accuracy | ±0.8% - Enables tight margining for 1 V FPGA cores with ±2.6% supply regulation. |
| Operating Temperature Range | −40°C to +125°C - Validated for industrial and telecom base station environments. |
| Supply Current (ICC) | 62 µA typical - Minimizes standby power impact in always-on monitoring systems. |
| Reference Output (REF) | 1 V buffered - Provides stable offset for negative rail monitoring without external reference. |
| UV/OV Timeout Period | 7.5–10.5 ms (CTIMER = 1 nF) - Configurable delay ensures stable power-up sequencing before system release. |
| VCC Shunt Regulator Voltage | 6.6 V - Allows direct connection to 12 V or higher rails using series dropper resistor ≤620 Ω. |
| Input Voltage Range (UV/OV pins) | −0.3 V to +16 V - Supports supervision of negative supplies (e.g., −5 V) and high-side positive rails. |
Pinout & Package
ADM12914-1ARQZ-RL7 is housed in a 16-lead QSOP package (3.9 mm × 4.9 mm, 1.0 mm height), RoHS-compliant and rated for −40°C to +125°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1, VH2 | Positive-rail high-side UV detection input | Asserts UV when voltage drops below 0.5 V; connect to top of resistor divider on +1.0 V, +3.3 V, etc. |
| VL1, VL2 | Positive-rail low-side OV detection input | Asserts OV when voltage rises above 0.5 V; connect to bottom of same divider. |
| VH3, VH4, VL3, VL4 | SEL-configurable UV/OV inputs | Polarity set by SEL: tied to VCC/GND/open to monitor +ve or −ve rails (e.g., −5 V with REF offset). |
| REF | Buffered 1 V reference output | Sources/sinks ±1 mA; used as bias for negative rail dividers-no external reference needed. |
| UV / OV | Open-drain reset outputs | Active-low; UV asserts on any undervoltage; OV latches low until LATCH pin toggled (ADM12914-1 specific). |
| LATCH | OV latch clear input | Pull high to reset latched OV; pull low to maintain latch-enables fault-hold functionality in safety-critical systems. |
| SEL | Three-state polarity select | Determines sign interpretation of VH3/VL3/VH4/VL4: VCC = +ve, GND = −ve, open = mixed (VH3/VL3 +ve, VH4/VL4 −ve). |
| TIMER | Reset timeout capacitor node | Connect 1 nF to GND for ~8.5 ms delay; tie to VCC to bypass timer-supports both sequenced and immediate reset release. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent UV/OV supervision | Monitors four rails simultaneously with dedicated VHx/VLx pairs-eliminates need for multiple discrete supervisors. |
| ±0.8% threshold accuracy over temp | Meets tight FPGA core voltage tolerance (±5%) even with ±2.6% supply regulation-reduces false resets. |
| Latching OV output (ADM12914-1) | OV remains asserted after fault clears until LATCH pin is toggled-critical for fault logging and system halt protocols. |
| Negative rail support via REF + SEL | Uses internal 1 V REF and polarity-select logic to supervise −5 V, −12 V without external op-amps or level shifters. |
| 62 µA supply current | Enables always-on monitoring in battery-backed or low-power subsystems without compromising runtime. |
| VCC shunt regulator (6.6 V) | Permits direct connection to 12 V backplanes using simple series resistor-no external LDO required. |
Applications
| Server Supply Monitoring | FPGA Core & I/O Voltage Monitoring |
|---|---|
Use Scenario: Real-time supervision of +1.0 V core, +1.8 V I/O, +3.3 V auxiliary, and −5 V analog rails in 1U rack servers. IC Role / Device Role / Timing Role: Quad UV/OV supervisor with latched OV output ensures no boot sequence proceeds if any rail fails startup timing or drifts post-stabilization. Use Value: Prevents field failures caused by marginal power delivery by enforcing strict voltage band compliance before releasing processor reset. |
Use Scenario: Monitoring 1 V ±5% FPGA core supply with ±2.6% regulation and 1.8 V I/O bank under dynamic load transients. IC Role / Device Role / Timing Role: Uses ±0.8% threshold accuracy and 8.5 ms programmable timeout to distinguish true undervoltage from brief droop during configuration loading. Use Value: Eliminates spurious resets during bitstream load while guaranteeing shutdown on sustained brownout-improves system uptime. |
| Telecommunications Equipment | Medical Imaging Power Systems |
Use Scenario: Supervising redundant +48 V DC-DC outputs, +12 V fan control, −12 V op-amp bias, and +5 V management MCU rails in LTE baseband units. IC Role / Device Role / Timing Role: SEL-configured VH3/VL3 monitors −12 V using REF offset; VH1/VL1 supervises +48 V via shunt-regulated VCC and dropper resistor. Use Value: Single IC replaces four discrete supervisors and one reference IC-reduces BOM count, layout area, and qualification effort. |
Use Scenario: Ensuring safe power sequencing for CT scanner detector ASICs requiring tightly regulated +2.5 V, +3.3 V, −5 V, and +15 V supplies. IC Role / Device Role / Timing Role: LATCH pin holds OV output during X-ray pulse-induced transient overvoltage, preventing unintended system abort. Use Value: Guarantees deterministic fault response in life-critical equipment-meets IEC 62304 Class C software safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM12914-2ARQZ-RL7 | Replaces latching OV with disable (DIS) pin; OV/UV outputs disabled when DIS = high. | Suitable where fault hold is unnecessary but active disable during maintenance or sleep mode is required. | Select ADM12914-2ARQZ-RL7 only if system design requires synchronous disable of both UV and OV outputs-not for fault retention. |
| TPS3307-18DGNR | Triple supervisor (not quad); fixed 1.8 V, 3.3 V, 5.0 V thresholds; no negative rail support or REF output. | Limited to positive-only, fixed-threshold applications; cannot replace ADM12914-1ARQZ-RL7 in −5 V or adjustable-rail designs. | Use TPS3307-18DGNR only for cost-sensitive, single-supply systems with no negative rails or accuracy requirement < ±1.5%. |
Compared with ADM12914-2ARQZ-RL7 and TPS3307-18DGNR, ADM12914-1ARQZ-RL7 uniquely combines quad supervision, ±0.8% accuracy, negative rail capability, and latched OV-making it irreplaceable in high-integrity multi-rail systems where fault persistence and precision margining are mandatory.
Availability
ADM12914-1ARQZ-RL7 is available at Aetrix Electronics and suitable for server supply monitoring, FPGA/DSP core and I/O voltage monitoring, and telecommunications equipment requiring stable component supply across extended temperature and long product lifecycles.
Supply support for ADM12914-1ARQZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADM12914 product line delivers precision, multi-rail voltage supervision for mission-critical power integrity in datacenter, telecom, and medical systems-designed specifically for applications demanding ±0.8% threshold accuracy and negative rail visibility.
FAQ
What is the key functional difference between ADM12914-1ARQZ-RL7 and ADM12914-2ARQZ-RL7?
The ADM12914-1ARQZ-RL7 features a latching OV output cleared only by toggling the LATCH pin, while the ADM12914-2ARQZ-RL7 substitutes a DIS pin that disables both UV and OV outputs when driven high. This makes ADM12914-1ARQZ-RL7 appropriate for fault-hold applications like medical imaging, whereas ADM12914-2ARQZ-RL7 suits systems needing coordinated reset disable during low-power modes. Both share identical pinout, accuracy, and supervision architecture.
How does ADM12914-1ARQZ-RL7 supervise negative voltage rails such as −5 V?
The ADM12914-1ARQZ-RL7 supervises negative rails using its 1 V buffered REF output as an offset reference and the three-state SEL pin to configure VH3/VL3/VH4/VL4 polarity. For a −5 V rail, REF connects to the high side of a resistor divider, and the −5 V rail connects to the low side; VH4 and VL4 then detect undervoltage (when −5 V becomes less negative than −4.575 V) and overvoltage (when more negative than −5.425 V), respectively-no external components beyond the divider are required.
What is the minimum and maximum VCC supply voltage for reliable operation of ADM12914-1ARQZ-RL7?
The ADM12914-1ARQZ-RL7 operates reliably from VCC = 2.3 V to 6.0 V directly. Above 6.0 V, its internal 6.6 V shunt regulator engages-requiring a series dropper resistor to limit VCC current to ≤10 mA. The device guarantees UV/OV output functionality down to VCC = 0.9 V, and its supply undervoltage lockout activates at VCC(UVLO) = 2.0 V (±30 mV hysteresis), ensuring predictable reset behavior during brownout conditions.
Can ADM12914-1ARQZ-RL7 monitor four independent positive rails without using the REF pin?
Yes. ADM12914-1ARQZ-RL7 can monitor four positive rails (e.g., +1.0 V, +1.8 V, +3.3 V, +5.0 V) using VH1/VL1 through VH4/VL4 with SEL tied to VCC. In this configuration, REF remains unused and may be left unconnected. Each rail uses a dedicated resistor divider to scale its voltage to the 0.5 V internal comparator threshold, and all four UV/OV events drive the common open-drain UV and OV outputs-fully leveraging the quad supervision capability without REF involvement.
What capacitor value on the TIMER pin yields an 8.5 ms UV/OV timeout for ADM12914-1ARQZ-RL7?
A 1 nF capacitor connected between the TIMER pin and GND yields a nominal 8.5 ms UV/OV timeout period for ADM12914-1ARQZ-RL7, per the datasheet's tUOTO specification and Figure 15. The relationship is linear: CTIMER (F) = tUOTO (s) × 1.15 × 10⁻⁹. For example, a 2.2 nF capacitor produces ~19 ms timeout. Capacitor leakage must be <1.7 µA, and values below 10 pF are not recommended due to noise sensitivity.
ADM12914-1ARQZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
ADM12914-1ARQZ-RL7 FAQ
1.How can I place an order for ADM12914-1ARQZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM12914-1ARQZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM12914-1ARQZ-RL7 reliable?
The price and inventory of ADM12914-1ARQZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM12914-1ARQZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADM12914-1ARQZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM12914-1ARQZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM12914-1ARQZ-RL7?
ADM12914-1ARQZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM12914-1ARQZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM12914-1ARQZ-RL7?
For technical support, including ADM12914-1ARQZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM12914-1ARQZ-RL7 requirements.
6.How does Aetrix verify that ADM12914-1ARQZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADM12914-1ARQZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM12914-1ARQZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADM12914-1ARQZ-RL7?
All ADM12914-1ARQZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM12914-1ARQZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM12914-1ARQZ-RL7 part is unused and in its original packaging.
Return procedure for ADM12914-1ARQZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM12914-1ARQZ-RL7 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

